For the v2022.09 reference design the PCI root port's data region has
been moved to FIC1 from FIC0. This is a shorter path, allowing for
higher clock rates and improved through-put. As a result, the address at
which the PCIe's data region appears to the core complex has changed.
The config region's address is unchanged.
As FIC0 is no longer used, its clock can be removed too.
Signed-off-by: Conor Dooley <[email protected]>
---
.../boot/dts/microchip/mpfs-icicle-kit-fabric.dtsi | 11 ++++++-----
1 file changed, 6 insertions(+), 5 deletions(-)
diff --git a/arch/riscv/boot/dts/microchip/mpfs-icicle-kit-fabric.dtsi b/arch/riscv/boot/dts/microchip/mpfs-icicle-kit-fabric.dtsi
index a21440c8ee03..32d51c4a5b0c 100644
--- a/arch/riscv/boot/dts/microchip/mpfs-icicle-kit-fabric.dtsi
+++ b/arch/riscv/boot/dts/microchip/mpfs-icicle-kit-fabric.dtsi
@@ -2,6 +2,7 @@
/* Copyright (c) 2020-2021 Microchip Technology Inc */
/ {
+
compatible = "microchip,mpfs-icicle-reference-rtlv2209", "microchip,mpfs-icicle-kit",
"microchip,mpfs";
@@ -38,13 +39,13 @@ fabric_clk1: fabric-clk1 {
clock-frequency = <125000000>;
};
- pcie: pcie@2000000000 {
+ pcie: pcie@3000000000 {
compatible = "microchip,pcie-host-1.0";
#address-cells = <0x3>;
#interrupt-cells = <0x1>;
#size-cells = <0x2>;
device_type = "pci";
- reg = <0x20 0x0 0x0 0x8000000>, <0x0 0x43000000 0x0 0x10000>;
+ reg = <0x30 0x0 0x0 0x8000000>, <0x0 0x43000000 0x0 0x10000>;
reg-names = "cfg", "apb";
bus-range = <0x0 0x7f>;
interrupt-parent = <&plic>;
@@ -54,9 +55,9 @@ pcie: pcie@2000000000 {
<0 0 0 3 &pcie_intc 2>,
<0 0 0 4 &pcie_intc 3>;
interrupt-map-mask = <0 0 0 7>;
- clocks = <&fabric_clk1>, <&fabric_clk1>, <&fabric_clk3>;
- clock-names = "fic0", "fic1", "fic3";
- ranges = <0x3000000 0x0 0x8000000 0x20 0x8000000 0x0 0x80000000>;
+ clocks = <&fabric_clk1>, <&fabric_clk3>;
+ clock-names = "fic1", "fic3";
+ ranges = <0x3000000 0x0 0x8000000 0x30 0x8000000 0x0 0x80000000>;
dma-ranges = <0x02000000 0x0 0x00000000 0x0 0x00000000 0x1 0x00000000>;
msi-parent = <&pcie>;
msi-controller;
--
2.36.1
On 30/08/2022 11:18, Conor Dooley wrote:
> For the v2022.09 reference design the PCI root port's data region has
> been moved to FIC1 from FIC0. This is a shorter path, allowing for
> higher clock rates and improved through-put. As a result, the address at
> which the PCIe's data region appears to the core complex has changed.
> The config region's address is unchanged.
Did this also fix the 32bit address apperture issue which plagued
getting pcie graphics cards sorted.
--
Ben Dooks http://www.codethink.co.uk/
Senior Engineer Codethink - Providing Genius
https://www.codethink.co.uk/privacy.html
On 30/08/2022 11:44, Ben Dooks wrote:
> EXTERNAL EMAIL: Do not click links or open attachments unless you know the content is safe
>
> On 30/08/2022 11:18, Conor Dooley wrote:
>> For the v2022.09 reference design the PCI root port's data region has
>> been moved to FIC1 from FIC0. This is a shorter path, allowing for
>> higher clock rates and improved through-put. As a result, the address at
>> which the PCIe's data region appears to the core complex has changed.
>> The config region's address is unchanged.
>
> Did this also fix the 32bit address apperture issue which plagued
> getting pcie graphics cards sorted.
Eh, not this specific part of what is changing in v2022.09 - this will
just allow us to close timing using higher clock rates. But another
change that is landing in v2022.09 will (see patch 4/9). Performance is
not going to be great, but 32 bit devices will work again... We've got
some more stuff in the works that should help on the performance front,
so hopefully that makes life easier for pcie graphics cards.
soonTM on that one though ;)
Thanks,
Conor.