Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1759181Ab3CEDFS (ORCPT ); Mon, 4 Mar 2013 22:05:18 -0500 Received: from cam-admin0.cambridge.arm.com ([217.140.96.50]:52986 "EHLO cam-admin0.cambridge.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1759000Ab3CEDFQ (ORCPT ); Mon, 4 Mar 2013 22:05:16 -0500 Date: Tue, 5 Mar 2013 03:04:36 +0000 From: Will Deacon To: Rob Herring Cc: Ian Campbell , "xen-devel@lists.xen.org" , "Keir (Xen.org)" , Stefano Stabellini , Konrad Rzeszutek Wilk , Tim Deegan , "linux-kernel@vger.kernel.org" , Jan Beulich , "linux-arm-kernel@lists.infradead.org" , Nicolas Pitre Subject: Re: [PATCH LINUX v5] xen: event channel arrays are xen_ulong_t and not unsigned long Message-ID: <20130305030436.GA18040@mudshark.cambridge.arm.com> References: <1361285327.1051.115.camel@zakaz.uk.xensource.com> <1361360886-2956-1-git-send-email-ian.campbell@citrix.com> <51340ACD.70904@gmail.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <51340ACD.70904@gmail.com> User-Agent: Mutt/1.5.21 (2010-09-15) Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Length: 1737 Lines: 51 Hi guys, On Mon, Mar 04, 2013 at 02:45:33AM +0000, Rob Herring wrote: > On 02/20/2013 05:48 AM, Ian Campbell wrote: > > On ARM we want these to be the same size on 32- and 64-bit. > > > > This is an ABI change on ARM. X86 does not change. > > > > Signed-off-by: Ian Campbell > > Cc: Jan Beulich > > Cc: Keir (Xen.org) > > Cc: Tim Deegan > > Cc: Stefano Stabellini > > Cc: linux-arm-kernel@lists.infradead.org > > Cc: xen-devel@lists.xen.org > > Cc: Konrad Rzeszutek Wilk [...] > I'm seeing some some build failures on randconfig builds with this change: > > /tmp/ccJaIZOW.s: Assembler messages: > /tmp/ccJaIZOW.s:831: Error: even register required -- `ldrexd r5,r6,[r4]' > > This is with ubuntu 12.04 cross compiler (gcc version 4.6.3 > (Ubuntu/Linaro 4.6.3-1ubuntu5)). > > This register restriction is on ARM, but not Thumb builds. Comparing > this to atomic64_cmpxchg, I don't see how to fix this. Perhaps Will or > Nico have thoughts. [...] > > + asm volatile("@ xchg_xen_ulong\n" > > + "1: ldrexd %0, %H0, [%3]\n" > > + " strexd %1, %2, %H2, [%3]\n" > > + " teq %1, #0\n" > > + " bne 1b" > > + : "=&r" (oldval), "=&r" (tmp) > > + : "r" (val), "r" (ptr) > > + : "memory", "cc"); I also can't immediately see why GCC would allocate oldval to an odd base register. Can you share your .config please? Will -- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/