Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1754325Ab3IZTeE (ORCPT ); Thu, 26 Sep 2013 15:34:04 -0400 Received: from smtp.codeaurora.org ([198.145.11.231]:35125 "EHLO smtp.codeaurora.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1753939Ab3IZTd4 convert rfc822-to-8bit (ORCPT ); Thu, 26 Sep 2013 15:33:56 -0400 Subject: Re: [PATCHv4 2/3] ARM: msm: Add support for APQ8074 Dragonboard Mime-Version: 1.0 (Apple Message framework v1283) Content-Type: text/plain; charset=US-ASCII From: Kumar Gala In-Reply-To: <52448852.9050608@codeaurora.org> Date: Thu, 26 Sep 2013 14:33:53 -0500 Cc: David Brown , Rob Herring , Pawel Moll , Mark Rutland , Stephen Warren , Ian Campbell , Russell King , Daniel Walker , Bryan Huntsman , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org Content-Transfer-Encoding: 7BIT Message-Id: <50877C70-6066-4E87-9DEA-9F29D098525B@codeaurora.org> References: <1379992406-3541-1-git-send-email-rvaswani@codeaurora.org> <1379992406-3541-2-git-send-email-rvaswani@codeaurora.org> <4E7868D6-56CB-4AF8-8EBF-069966899C23@codeaurora.org> <5243652F.7090408@codeaurora.org> <52447779.3010908@codeaurora.org> <52448852.9050608@codeaurora.org> To: Rohit Vaswani X-Mailer: Apple Mail (2.1283) Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Length: 2674 Lines: 72 On Sep 26, 2013, at 2:17 PM, Rohit Vaswani wrote: > On 9/26/2013 11:05 AM, Rohit Vaswani wrote: >> On 9/26/2013 9:37 AM, Kumar Gala wrote: >>> >> >>> +++ b/arch/arm/boot/dts/qcom-apq8074-dragonboard.dts >>> @@ -0,0 +1,6 @@ >>> +/include/ "qcom-msm8974.dtsi" >>> + >>> +/ { >>> + model = "Qualcomm APQ8074 Dragonboard"; >>> + compatible = "qcom,apq8074-dragonboard", "qcom,apq8074"; >>> +}; >>> diff --git a/arch/arm/boot/dts/qcom-msm8974.dtsi b/arch/arm/boot/dts/qcom-msm8974.dtsi >>> new file mode 100644 >>> index 0000000..f04b643 >>> --- /dev/null >>> +++ b/arch/arm/boot/dts/qcom-msm8974.dtsi >>> @@ -0,0 +1,35 @@ >>> +/dts-v1/; >>> + >>> +/include/ "skeleton.dtsi" >>> + >>> +/ { >>> + model = "Qualcomm MSM8974"; >>> + compatible = "qcom,msm8974"; >>> + interrupt-parent = <&intc>; >>> + >>> + soc: soc { }; >>>>> We should have a unit address here: >>>>> >>>>> soc: soc@FOOBAR { >>>>> >>>>> also, split out the curly braces so any future patches do have to muck with that. >>>>> >>>>> }; >>>>> >>>> Im not sure I understand the reasoning behind the unit address for soc ? >>> Its fairly standard practice and there is a fair amount of discussion about the lack of a unit address for memory nodes. >>> >> That still doesn't really answer anything :) - and I couldn't find any discussions about this either. >> I don't see anybody in upstream adding an address to soc except sun. >> What is that address supposed to be for - what does it mean ? >> The soc is way of encapsulating meaningful blocks for the particular SoC. > > I see the mail from Stephen Warren for adding a check stating that > > "ePAPR 1.1 section 2.2.1.1 "Node Name Requirements" specifies that any > node that has a reg property must include a unit address in its name > with value matching the first entry in its reg property. Conversely, if > a node does not have a reg property, the node name must not include a > unit address." > > The soc node we have does not have a reg property ? Not 100% sure what people will decide on this. There are a number of examples on the PPC side (arch/powerpc/boot/dts) that are soc@ADDR, but they don't typically have "reg" properties at the soc level. Let's go ahead w/o the unit address (as you have it) for now. - k -- Employee of Qualcomm Innovation Center, Inc. Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum, hosted by The Linux Foundation -- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/