Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1758588AbaD3JoU (ORCPT ); Wed, 30 Apr 2014 05:44:20 -0400 Received: from fw-tnat.cambridge.arm.com ([217.140.96.21]:52897 "EHLO cam-smtp0.cambridge.arm.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1751451AbaD3JoT (ORCPT ); Wed, 30 Apr 2014 05:44:19 -0400 Date: Wed, 30 Apr 2014 10:43:56 +0100 From: Dave Martin To: Joel Fernandes Cc: Tony Lindgren , Nishanth Menon , Russell King , open list , Santosh Shilimkar , "open list:OMAP SUPPORT" , "moderated list:ARM SUB-ARCHITECT..." Subject: Re: [PATCH] ARM: OMAP5: Redo THUMB mode switch on secondary CPU Message-ID: <20140430094348.GA3986@e103592.cambridge.arm.com> References: <1398826427-17200-1-git-send-email-joelf@ti.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <1398826427-17200-1-git-send-email-joelf@ti.com> User-Agent: Mutt/1.5.21 (2010-09-15) Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Tue, Apr 29, 2014 at 09:53:47PM -0500, Joel Fernandes wrote: > Here's a redo of the patch [1] that effectively does the same > thing but is the right way to do things by using ENDPROC instead. > The firmware correctly switches to THUMB before entry. > > The patch applies ontop of the earlier patch [1]. > > [1] https://lkml.org/lkml/2014/4/22/1044 > > Suggested-by: Dave Martin > Cc: Dave Martin > Cc: Santosh Shilimkar > Cc: Russell King > Cc: Nishanth Menon > Cc: Tony Lindgren > Signed-off-by: Joel Fernandes Looks OK to me. This also makes omap5 consistent with omap3/4 here. Reviewed-by: Dave Martin > --- > > Tony, the earlier patch went into your fixes, and can remain. This patch is just a simple redo of the same and can go in for v3.16, no problem. Thanks. > > arch/arm/mach-omap2/omap-headsmp.S | 6 +----- > 1 file changed, 1 insertion(+), 5 deletions(-) > > diff --git a/arch/arm/mach-omap2/omap-headsmp.S b/arch/arm/mach-omap2/omap-headsmp.S > index 1809dce..bf36f26 100644 > --- a/arch/arm/mach-omap2/omap-headsmp.S > +++ b/arch/arm/mach-omap2/omap-headsmp.S > @@ -31,10 +31,6 @@ > * register AuxCoreBoot0. > */ > ENTRY(omap5_secondary_startup) > -.arm > -THUMB( adr r9, BSYM(wait) ) @ CPU may be entered in ARM mode. > -THUMB( bx r9 ) @ If this is a Thumb-2 kernel, > -THUMB( .thumb ) @ switch to Thumb now. > wait: ldr r2, =AUX_CORE_BOOT0_PA @ read from AuxCoreBoot0 > ldr r0, [r2] > mov r0, r0, lsr #5 > @@ -43,7 +39,7 @@ wait: ldr r2, =AUX_CORE_BOOT0_PA @ read from AuxCoreBoot0 > cmp r0, r4 > bne wait > b secondary_startup > -END(omap5_secondary_startup) > +ENDPROC(omap5_secondary_startup) > /* > * OMAP4 specific entry point for secondary CPU to jump from ROM > * code. This routine also provides a holding flag into which > -- > 1.7.9.5 > > > _______________________________________________ > linux-arm-kernel mailing list > linux-arm-kernel@lists.infradead.org > http://lists.infradead.org/mailman/listinfo/linux-arm-kernel -- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/