Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1757774AbaFTA2Y (ORCPT ); Thu, 19 Jun 2014 20:28:24 -0400 Received: from mailout2.samsung.com ([203.254.224.25]:63205 "EHLO mailout2.samsung.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1757063AbaFTA2U (ORCPT ); Thu, 19 Jun 2014 20:28:20 -0400 X-AuditID: cbfee691-b7f2f6d0000040c4-8e-53a38016a2f6 Message-id: <53A38016.1000308@samsung.com> Date: Fri, 20 Jun 2014 09:28:06 +0900 From: Chanwoo Choi User-Agent: Mozilla/5.0 (X11; Linux i686; rv:17.0) Gecko/20130106 Thunderbird/17.0.2 MIME-version: 1.0 To: Tomasz Figa Cc: jic23@kernel.org, ch.naveen@samsung.com, t.figa@samsung.com, kgene.kim@samsung.com, robh+dt@kernel.org, pawel.moll@arm.com, mark.rutland@arm.com, ijc+devicetree@hellion.org.uk, galak@codeaurora.org, rdunlap@infradead.org, sachin.kamat@linaro.org, linux-iio@vger.kernel.org, linux-samsung-soc@vger.kernel.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-doc@vger.kernel.org Subject: Re: [PATCHv4 2/4] iio: adc: exynos_adc: Control special clock of ADC to support Exynos3250 ADC References: <1403058061-24271-1-git-send-email-cw00.choi@samsung.com> <1403058061-24271-3-git-send-email-cw00.choi@samsung.com> <53A146A8.7050501@gmail.com> <53A37EDA.2030403@samsung.com> <53A37F34.1010808@gmail.com> In-reply-to: <53A37F34.1010808@gmail.com> Content-type: text/plain; charset=ISO-8859-1 Content-transfer-encoding: 7bit X-Brightmail-Tracker: H4sIAAAAAAAAA+NgFmphleLIzCtJLcpLzFFi42JZI2JSoivWsDjY4O1bLYu7zw8zWsw/co7V ov/NQlaLc69WMlo8aFrFZNG74CqbxcK2JSwW8468Y7G4vGsOm8WM8/uYLJZev8hkMWH6WhaL t3ems1i07j3CbnHyTy+jxfoZr1ksVu36w+gg6LFm3hpGj8t9vUweO2fdZfdYufwLm8fmFVoe m1Z1snncubaHzaNvyypGj8+b5AI4o7hsUlJzMstSi/TtErgyNr5sYitYb1xxuPkwYwPjQs0u Rk4OCQETiXlr/zJC2GISF+6tZ+ti5OIQEljKKPFxVzsjTNGF+Q3MILaQwCJGiYYLgRBFrxkl jr/7yQqS4BXQktg9YTNYA4uAqsShTyfYQGw2oPj+FzfAbFGBMImV06+wQNQLSvyYfA/MFhFQ l/g2pZ8dxGYWmMYs0TLLB8QWFsiUWPduPRPEsnuMEm2NW8Cu4BTQlLi1fh8LRIOOxP7WaWwQ trzE5jVvmUEaJAS2cEhcnDyJFeIiAYlvkw8BNXAAJWQlNh1ghvhMUuLgihssExjFZiG5aRaS sbOQjF3AyLyKUTS1ILmgOCm9yFSvODG3uDQvXS85P3cTIzAFnP73bOIOxvsHrA8xJgOtnMgs JZqcD0wheSXxhsZmRhamJqbGRuaWZqQJK4nzpj9KChISSE8sSc1OTS1ILYovKs1JLT7EyMTB KdXAuEPwya/bD75+Ml+nzmBz48rJ37d2PBVMOP9zHYvVjPL7ey6tuMicHh5+O+NEtr3oHnaJ i2+OXs2cc7r6hvNx8R85pwQdL6tsj02VPDNb0HvXwziug79WHja3uthk7XHKK/K9bekfr31G uun7k2buff/PXjH+yLsbz+P2XZWvd9pQtfBCj0LJ5I1KLMUZiYZazEXFiQCLI7OHFwMAAA== X-Brightmail-Tracker: H4sIAAAAAAAAA+NgFnrIKsWRmVeSWpSXmKPExsVy+t9jAV2xhsXBBm2fFC3uPj/MaDH/yDlW i/43C1ktzr1ayWjxoGkVk0XvgqtsFgvblrBYzDvyjsXi8q45bBYzzu9jslh6/SKTxYTpa1ks 3t6ZzmLRuvcIu8XJP72MFutnvGaxWLXrD6ODoMeaeWsYPS739TJ57Jx1l91j5fIvbB6bV2h5 bFrVyeZx59oeNo++LasYPT5vkgvgjGpgtMlITUxJLVJIzUvOT8nMS7dV8g6Od443NTMw1DW0 tDBXUshLzE21VXLxCdB1y8wBekZJoSwxpxQoFJBYXKykb4dpQmiIm64FTGOErm9IEFyPkQEa SFjDmLHxZRNbwXrjisPNhxkbGBdqdjFyckgImEhcmN/ADGGLSVy4t54NxBYSWMQo0XAhsIuR C8h+zShx/N1PVpAEr4CWxO4JmxlBbBYBVYlDn06ANbABxfe/uAFmiwqESaycfoUFol5Q4sfk e2C2iIC6xLcp/ewgNrPANGaJllk+ILawQKbEunfrmSCW3WOUaGvcAnYRp4CmxK31+1ggGnQk 9rdOY4Ow5SU2r3nLPIFRYBaSHbOQlM1CUraAkXkVo2hqQXJBcVJ6rqFecWJucWleul5yfu4m RnCCeSa1g3Flg8UhRgEORiUe3g7TxcFCrIllxZW5hxglOJiVRHirY4FCvCmJlVWpRfnxRaU5 qcWHGJOBQTCRWUo0OR+Y/PJK4g2NTcyMLI3MDS2MjM1JE1YS5z3Qah0oJJCeWJKanZpakFoE s4WJg1OqgbE7pPLg5UoFbVFVxrd/g7+uPVVzY4LOgw9MXCe1fX5vOarkcnL7rYS+n0ovJ5V0 XWeaejXp4myTx4oHNvSzPn6/94fj8siGIA7d+vpzJ5osmrrLSj7NEdyw9uGzfm7xLyv8ZOrf /UiLmrY3mu/spY1W3l1Jv6UONtdZn/w+b3t6G3u3wg7uPclKLMUZiYZazEXFiQAbzNz4dAMA AA== DLP-Filter: Pass X-MTR: 20000000000000000@CPGS X-CFilter-Loop: Reflected Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 06/20/2014 09:24 AM, Tomasz Figa wrote: > On 20.06.2014 02:22, Chanwoo Choi wrote: >> Hi Tomasz, >> >> On 06/18/2014 04:58 PM, Tomasz Figa wrote: >>> Hi Chanwoo, >>> >>> On 18.06.2014 04:20, Chanwoo Choi wrote: >>>> This patch control special clock for ADC in Exynos series's FSYS block. >>>> If special clock of ADC is registerd on clock list of common clk framework, >>>> Exynos ADC drvier have to control this clock. >>>> >>>> Exynos3250/Exynos4/Exynos5 has 'adc' clock as following: >>>> - 'adc' clock: bus clock for ADC >>>> >>>> Exynos3250 has additional 'sclk_adc' clock as following: >>>> - 'sclk_adc' clock: special clock for ADC which provide clock to internal ADC >>>> >>>> Exynos 4210/4212/4412 and Exynos5250/5420 has not included 'sclk_adc' clock >>>> in FSYS_BLK. But, Exynos3250 based on Cortex-A7 has only included 'sclk_adc' >>>> clock in FSYS_BLK. >>>> >>>> Signed-off-by: Chanwoo Choi >>>> Acked-by: Kyungmin Park >>>> --- >>>> drivers/iio/adc/exynos_adc.c | 93 ++++++++++++++++++++++++++++++++++++++------ >>>> 1 file changed, 81 insertions(+), 12 deletions(-) >>>> >>>> diff --git a/drivers/iio/adc/exynos_adc.c b/drivers/iio/adc/exynos_adc.c >>>> index c30def6..6b026ac 100644 >>>> --- a/drivers/iio/adc/exynos_adc.c >>>> +++ b/drivers/iio/adc/exynos_adc.c >>>> @@ -41,7 +41,8 @@ >>>> >>>> enum adc_version { >>>> ADC_V1, >>>> - ADC_V2 >>>> + ADC_V2, >>>> + ADC_V2_EXYNOS3250, >>>> }; >>>> >>>> /* EXYNOS4412/5250 ADC_V1 registers definitions */ >>>> @@ -85,9 +86,11 @@ enum adc_version { >>>> #define EXYNOS_ADC_TIMEOUT (msecs_to_jiffies(100)) >>>> >>>> struct exynos_adc { >>>> + struct device *dev; >>>> void __iomem *regs; >>>> void __iomem *enable_reg; >>>> struct clk *clk; >>>> + struct clk *sclk; >>>> unsigned int irq; >>>> struct regulator *vdd; >>>> struct exynos_adc_ops *ops; >>>> @@ -96,6 +99,7 @@ struct exynos_adc { >>>> >>>> u32 value; >>>> unsigned int version; >>>> + bool needs_sclk; >>> >>> This should be rather a part of the variant struct. See my comments to >>> patch 1/4. >> >> OK, I'll include 'needs_sclk' in "variant" structure. >> >>> >>>> }; >>>> >>>> struct exynos_adc_ops { >>>> @@ -103,11 +107,21 @@ struct exynos_adc_ops { >>>> void (*clear_irq)(struct exynos_adc *info); >>>> void (*start_conv)(struct exynos_adc *info, unsigned long addr); >>>> void (*stop_conv)(struct exynos_adc *info); >>>> + void (*disable_clk)(struct exynos_adc *info); >>>> + int (*enable_clk)(struct exynos_adc *info); >>>> }; >>>> >>>> static const struct of_device_id exynos_adc_match[] = { >>>> - { .compatible = "samsung,exynos-adc-v1", .data = (void *)ADC_V1 }, >>>> - { .compatible = "samsung,exynos-adc-v2", .data = (void *)ADC_V2 }, >>>> + { >>>> + .compatible = "samsung,exynos-adc-v1", >>>> + .data = (void *)ADC_V1, >>>> + }, { >>>> + .compatible = "samsung,exynos-adc-v2", >>>> + .data = (void *)ADC_V2, >>>> + }, { >>>> + .compatible = "samsung,exynos3250-adc-v2", >>>> + .data = (void *)ADC_V2_EXYNOS3250, >>>> + }, >>>> {}, >>>> }; >>>> MODULE_DEVICE_TABLE(of, exynos_adc_match); >>>> @@ -156,11 +170,42 @@ static void exynos_adc_v1_stop_conv(struct exynos_adc *info) >>>> writel(con, ADC_V1_CON(info->regs)); >>>> } >>>> >>>> +static void exynos_adc_disable_clk(struct exynos_adc *info) >>>> +{ >>>> + if (info->needs_sclk) >>>> + clk_disable_unprepare(info->sclk); >>>> + clk_disable_unprepare(info->clk); >>>> +} >>>> + >>>> +static int exynos_adc_enable_clk(struct exynos_adc *info) >>>> +{ >>>> + int ret; >>>> + >>>> + ret = clk_prepare_enable(info->clk); >>>> + if (ret) { >>>> + dev_err(info->dev, "failed enabling adc clock: %d\n", ret); >>>> + return ret; >>>> + } >>>> + >>>> + if (info->needs_sclk) { >>>> + ret = clk_prepare_enable(info->sclk); >>>> + if (ret) { >>>> + clk_disable_unprepare(info->clk); >>>> + dev_err(info->dev, >>>> + "failed enabling sclk_tsadc clock: %d\n", ret); >>>> + } >>>> + } >>>> + >>>> + return 0; >>>> +} >>>> + >>>> static struct exynos_adc_ops exynos_adc_v1_ops = { >>>> .init_hw = exynos_adc_v1_init_hw, >>>> .clear_irq = exynos_adc_v1_clear_irq, >>>> .start_conv = exynos_adc_v1_start_conv, >>>> .stop_conv = exynos_adc_v1_stop_conv, >>>> + .disable_clk = exynos_adc_disable_clk, >>>> + .enable_clk = exynos_adc_enable_clk, >>>> }; >>>> >>>> static void exynos_adc_v2_init_hw(struct exynos_adc *info) >>>> @@ -210,6 +255,8 @@ static struct exynos_adc_ops exynos_adc_v2_ops = { >>>> .start_conv = exynos_adc_v2_start_conv, >>>> .clear_irq = exynos_adc_v2_clear_irq, >>>> .stop_conv = exynos_adc_v2_stop_conv, >>>> + .disable_clk = exynos_adc_disable_clk, >>>> + .enable_clk = exynos_adc_enable_clk, >>> >>> Based on the fact that all variants use the same function, I don't think >>> there is a reason to add .{disable,enable}_clk in the ops struct. If >>> they diverge in future, they could be added later, but right now it >>> doesn't have any value. >> >> OK, I'll not add .{disable,enable}_clk and then just use following functions for clock control: >> - exynos_adc_prepare_clk() : once execute this function in _probe() >> - exynos_adc_unprepare_clk() : once execute this function in _remove() >> - exynos_adc_enable_clk() >> - exynos_adc_disable_clk() > > Is there any need to separate prepare/unprepare from enable/disable? > Otherwise sounds good, thanks. Naveen Krishna Chatradhi want to execute once prepare/unpreare in probe/remove function. - Following comment of Naveen Krishna Chatradhi > +static void exynos_adc_disable_clk(struct exynos_adc *info) > +{ > + if (info->needs_sclk) > + clk_disable_unprepare(info->sclk); > + clk_disable_unprepare(info->clk); (Just a nit pick) As a part of cleanup can we also change to use clk_disable() here and clk_unprepare() once and for all at the end. > +} > + > +static int exynos_adc_enable_clk(struct exynos_adc *info) > +{ > + int ret; > + > + ret = clk_prepare_enable(info->clk); > + if (ret) { > + dev_err(info->dev, "failed enabling adc clock: %d\n", ret); > + return ret; > + } > + > + if (info->needs_sclk) { > + ret = clk_prepare_enable(info->sclk); Can we use clk_enable() here and clk_prepare() some where during the probe. Best Regards, Chanwoo Choi -- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/