Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1756654AbaGVTCB (ORCPT ); Tue, 22 Jul 2014 15:02:01 -0400 Received: from devils.ext.ti.com ([198.47.26.153]:37036 "EHLO devils.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1756502AbaGVTBh (ORCPT ); Tue, 22 Jul 2014 15:01:37 -0400 Message-ID: <53CEB4C7.1020601@ti.com> Date: Tue, 22 Jul 2014 15:00:23 -0400 From: Murali Karicheri User-Agent: Mozilla/5.0 (X11; Linux i686; rv:12.0) Gecko/20120430 Thunderbird/12.0.1 MIME-Version: 1.0 To: Rob Herring CC: Arnd Bergmann , "linux-arm-kernel@lists.infradead.org" , "linux-pci@vger.kernel.org" , "linux-kernel@vger.kernel.org" , Russell King , Grant Likely , Rob Herring , Mohit Kumar , Jingoo Han , Bjorn Helgaas , Pratyush Anand , Richard Zhu , Kishon Vijay Abraham I , Marek Vasut , Pawel Moll , Mark Rutland , Ian Campbell , Kumar Gala , Randy Dunlap Subject: Re: [PATCH v6 4/5] PCI: add PCI controller for keystone PCIe h/w References: <1405696469-7172-1-git-send-email-m-karicheri2@ti.com> <1405696469-7172-5-git-send-email-m-karicheri2@ti.com> <5467203.eMVRoNeSx1@wuerfel> In-Reply-To: Content-Type: text/plain; charset="UTF-8"; format=flowed Content-Transfer-Encoding: 7bit Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 07/22/2014 11:37 AM, Rob Herring wrote: > On Fri, Jul 18, 2014 at 2:50 PM, Arnd Bergmann wrote: >> On Friday 18 July 2014 14:31:39 Rob Herring wrote: >>>> + >>>> + Example: >>>> + pcie_msi_intc: msi-interrupt-controller { >>>> + interrupt-controller; >>>> + #interrupt-cells =<1>; >>>> + interrupt-parent =<&gic>; >>>> + interrupts =, >>>> +, >>>> +, >>>> +, >>>> +, >>>> +, >>>> +, >>>> +; >>>> + }; >>>> + >>>> +pcie_intc: Interrupt controller device node for Legacy irq chip >>>> + interrupt-cells: should be set to 1 >>>> + interrupt-parent: Parent interrupt controller phandle >>>> + interrupts: GIC interrupt lines connected to PCI Legacy interrupt lines >>>> + >>>> + Example: >>>> + pcie_intc: legacy-interrupt-controller { >>>> + interrupt-controller; >>>> + #interrupt-cells =<1>; >>>> + interrupt-parent =<&gic>; >>>> + interrupts =, >>>> +, >>>> +, >>>> +; >>>> + }; >>> This seems wrong. Legacy interrupts should be described with >>> interrupt-map and then PCI child devices have a standard interrupt >>> specifier. >>> >>> I'm not sure about MSIs, but I would think they would have a standard >>> format too. >>> >> IIRC, it's actually the correct way to do this here: the problem is that >> the PCI IRQs are not directly connected to the GIC, but instead there is >> a nested irqchip that has each PCI IRQ routed to it and that requires >> an extra EOI for each interrupt. >> >> The interrupt-map in the PCI host points to this special irqchip rather >> than to the GIC. > Okay, if there is still an interrupt-map property, then I agree. This > wasn't clear in the example. Rob, There is and is described in designware DT documentation. This documentation refers to that and also describe DT bindings specific to Keystone. Could you Ack this based on this? Murali > > Rob -- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/