Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752503AbaKZIQ4 (ORCPT ); Wed, 26 Nov 2014 03:16:56 -0500 Received: from mho-02-ewr.mailhop.org ([204.13.248.72]:55523 "EHLO mho-02-ewr.mailhop.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1752473AbaKZIQy (ORCPT ); Wed, 26 Nov 2014 03:16:54 -0500 X-Mail-Handler: Dyn Standard SMTP by Dyn X-Originating-IP: 96.249.243.124 X-Report-Abuse-To: abuse@dyndns.com (see http://www.dyndns.com/services/sendlabs/outbound_abuse.html for abuse reporting information) X-MHO-User: U2FsdGVkX18IDVig5nhpZulscy5+fcqe1KTjCHEPdAA= X-DKIM: OpenDKIM Filter v2.0.1 titan B89C3624382 Date: Wed, 26 Nov 2014 03:16:37 -0500 From: Jason Cooper To: Marc Zyngier Cc: Thomas Gleixner , linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Jiang Liu , Yingjoe Chen , Mark Rutland , Suravee Suthikulpanit Subject: Re: [PATCH v11 0/2] irqchip: add support for GICv2m MSI controller Message-ID: <20141126081637.GE22670@titan.lakedaemon.net> References: <1416941243-7181-1-git-send-email-marc.zyngier@arm.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <1416941243-7181-1-git-send-email-marc.zyngier@arm.com> User-Agent: Mutt/1.5.20 (2009-06-14) Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Tue, Nov 25, 2014 at 06:47:21PM +0000, Marc Zyngier wrote: > GICv2m is a very simple addition to the standard GICv2 interrupt > controller, offering a way to convert writes from a device to a > "wire-like" interrupt. Basically what we need to support MSI on the > GIC. > > The v2m widget exposes a "frame", containing a read-only register > describing the range of interrupts that are MSI-capable, as well as a > doorbell that the device can kick to generate the interrupt. All the > rest of the infrastructure is provided by the GIC itself (enabling, > routing, ack/eoi...). This makes an ideal case for stacked irq > domains. > > These patches were originally written by Suravee, but I've converted > them to the stacked irq domains. As this turned out to be quite a > sizeable rewrite of the original code, please blame me for any issue > in this code, and not Suravee. > > Unsurprisingly, there is quite a long dependency chain here. You need: > - Jiang's stacked domain patches, from tip/irq/irqdomain > - The first patch in my GICv3 ITS series: > https://lkml.org/lkml/2014/11/24/409 > - The first patch in Yingjoe's sysirq series: > https://lkml.org/lkml/2014/11/25/130 > > For everyone's convenience, I have a branch containing all that, and > much more: > > git://git.kernel.org/pub/scm/linux/kernel/git/maz/arm-platforms.git irq/v2m > > This has been fairly heavily tested on an arm64 platform driving a > pair of igb interfaces. > > From v10: > - Rewrote the driver to solely rely on irq domains, and not the > setup_irq/teardown_irq methods that were used before (similar to what > has been done for the GICv3 ITS). > > Suravee Suthikulpanit (2): > irqchip: gicv2m: Add support for ARM GICv2m MSI(-X) doorbell > irqchip: gicv2m: Add DT bindings for GICv2m > > Documentation/devicetree/bindings/arm/gic.txt | 53 ++++ > arch/arm64/Kconfig | 1 + > drivers/irqchip/Kconfig | 6 + > drivers/irqchip/Makefile | 1 + > drivers/irqchip/irq-gic-v2m.c | 333 ++++++++++++++++++++++++++ > drivers/irqchip/irq-gic.c | 4 + > include/linux/irqchip/arm-gic.h | 2 + > 7 files changed, 400 insertions(+) > create mode 100644 drivers/irqchip/irq-gic-v2m.c Both added to irqchip/core thx, Jason. -- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/