Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S934185AbbBDBSO (ORCPT ); Tue, 3 Feb 2015 20:18:14 -0500 Received: from mailout2.samsung.com ([203.254.224.25]:60117 "EHLO mailout2.samsung.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751288AbbBDBNF (ORCPT ); Tue, 3 Feb 2015 20:13:05 -0500 X-AuditID: cbfee691-f79b86d000004a5a-ac-54d1721e202b From: Chanwoo Choi To: s.nawrocki@samsung.com, tomasz.figa@gmail.com, mturquette@linaro.org Cc: kgene@kernel.org, pankaj.dubey@samsung.com, inki.dae@samsung.com, chanho61.park@samsung.com, sw0312.kim@samsung.com, cw00.choi@samsung.com, linux-samsung-soc@vger.kernel.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org Subject: [PATCH] clk: samsung: exynos5433: Move CLK_SCLK_HDMI_SPDIF_DISP clock to CMU_TOP domain Date: Wed, 04 Feb 2015 10:12:59 +0900 Message-id: <1423012379-508-1-git-send-email-cw00.choi@samsung.com> X-Mailer: git-send-email 1.8.5.5 In-reply-to: <1422922437-7414-1-git-send-email-cw00.choi@samsung.com> References: <1422922437-7414-1-git-send-email-cw00.choi@samsung.com> X-Brightmail-Tracker: H4sIAAAAAAAAA+NgFvrKLMWRmVeSWpSXmKPExsWyRsSkRFeu6GKIweJtvBaX92tbXP/ynNVi /pFzrBaT7k9gseh//JrZ4vKuOWwWM87vY7J4OuEim8WirV/YLQ6/aWe1mDH5JZvFql1/GB14 PHbOusvusWlVJ5vHnWt72Dz6tqxi9Pi8SS6ANYrLJiU1J7MstUjfLoErY92iR2wFp8Uqpj6+ wNLAOFe4i5GTQ0LARGLjmV5WCFtM4sK99WxdjFwcQgJLGSXmtHxkgSn6OnE6E0RiOqPE75vX oaqamCS23v4P1s4moCWx/8UNNhBbRMBD4vSzmywgRcwCHxkllh5YyQ6SEBZIkvi7/RHYWBYB VYmDO76CNfMKOEscfbiBDWKdgsSy5TPB4pwCrhKLX/eD9QoJuEh0db5gBBkqIbCPXWLVr3tQ gwQkvk0+BGRzACVkJTYdYIaYIylxcMUNlgmMwgsYGVYxiqYWJBcUJ6UXmeoVJ+YWl+al6yXn 525iBMbG6X/PJu5gvH/A+hCjAAejEg+vQP7FECHWxLLiytxDjKZAGyYyS4km5wMjMK8k3tDY zMjC1MTU2Mjc0kxJnFdH+mewkEB6YklqdmpqQWpRfFFpTmrxIUYmDk6pBkbGDk7lPxpqsu11 xkttdniycYU9v5VxUbjk7hRpxYtdn8JWTP4pKXS/t+AXp/Mlox+bBYp+lBm/ufdWu+GSRfFX V4bjUjtnbJ0+12eDcWqW/dFf5z/M8/oZxrXidl9NQ6eBB4PBth07ZGuTFLx2aH9aHLg/p33i yiseW1zSa44ekF2QwORVtkKJpTgj0VCLuag4EQBpyTK5iAIAAA== X-Brightmail-Tracker: H4sIAAAAAAAAA+NgFtrPIsWRmVeSWpSXmKPExsVy+t9jQV25ooshBlu2slhc3q9tcf3Lc1aL +UfOsVpMuj+BxaL/8Wtmi8u75rBZzDi/j8ni6YSLbBaLtn5htzj8pp3VYsbkl2wWq3b9YXTg 8dg56y67x6ZVnWwed67tYfPo27KK0ePzJrkA1qgGRpuM1MSU1CKF1Lzk/JTMvHRbJe/geOd4 UzMDQ11DSwtzJYW8xNxUWyUXnwBdt8wcoPuUFMoSc0qBQgGJxcVK+naYJoSGuOlawDRG6PqG BMH1GBmggYQ1jBnrFj1iKzgtVjH18QWWBsa5wl2MnBwSAiYSXydOZ4KwxSQu3FvP1sXIxSEk MJ1R4vfN61BOE5PE1tv/WUGq2AS0JPa/uMEGYosIeEicfnaTBaSIWeAjo8TSAyvZQRLCAkkS f7c/YgGxWQRUJQ7u+ArWzCvgLHH04QY2iHUKEsuWzwSLcwq4Six+3Q/WKyTgItHV+YJxAiPv AkaGVYyiqQXJBcVJ6blGesWJucWleel6yfm5mxjBkfdMegfjqgaLQ4wCHIxKPLwC+RdDhFgT y4orcw8xSnAwK4nw9sUAhXhTEiurUovy44tKc1KLDzGaAl01kVlKNDkfmBTySuINjU3MjCyN zA0tjIzNlcR5lezbQoQE0hNLUrNTUwtSi2D6mDg4pRoY+5PVq1J8fGe3/nJwL/5qc6Xea22C ob3s1MR3TeHLN617yV6nzrJBd7tskruBoo9i7a0zpZM7Lx7XLxEytbGe1cehw/5z3lPxa6pT olfMebixx8/4jfT/3HuzjO2XMSxTWRvFZaW5RFmxKe7kiUfy/mLMT1aYHnjEv8pjTX/s5VUT p1idrmpTYinOSDTUYi4qTgQASd0kVdICAAA= DLP-Filter: Pass X-MTR: 20000000000000000@CPGS X-CFilter-Loop: Reflected Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Length: 3058 Lines: 83 This patch fixes the bug of CLK_SCLK_HDMI_SPDIF_DISP clock because this clock should be included in CMU_TOP domain. So, this patch moves the CLK_SCLK_HDMI_ SPDIF_DISP clock from CMU_MIF to CMU_TOP domain. Cc: Sylwester Nawrocki Cc: Tomasz Figa Reported-by: Sylwester Nawrocki Signed-off-by: Chanwoo Choi --- Depend on: This patches has the dependnecy on patch-set[1][2]. [1] [PATCH v5 00/13] clk: samsung: Add the support for exynos5433 clocks - https://lkml.org/lkml/2015/2/2/368 [2] [PATCH v3 0/9] clk: samsung: Add clocks for remaining domains of Exynos5433 - https://lkml.org/lkml/2015/2/2/784 drivers/clk/samsung/clk-exynos5433.c | 10 +++++----- include/dt-bindings/clock/exynos5433.h | 6 +++--- 2 files changed, 8 insertions(+), 8 deletions(-) diff --git a/drivers/clk/samsung/clk-exynos5433.c b/drivers/clk/samsung/clk-exynos5433.c index 83edbd2..bdd4113 100644 --- a/drivers/clk/samsung/clk-exynos5433.c +++ b/drivers/clk/samsung/clk-exynos5433.c @@ -661,6 +661,11 @@ static struct samsung_gate_clock top_gate_clks[] __initdata = { GATE(CLK_SCLK_ISP_SPI0_CAM1, "sclk_isp_spi0_cam1", "div_sclk_isp_spi0_b", ENABLE_SCLK_TOP_CAM1, 0, 0, 0), + /* ENABLE_SCLK_TOP_DISP */ + GATE(CLK_SCLK_HDMI_SPDIF_DISP, "sclk_hdmi_spdif_disp", + "mout_sclk_hdmi_spdif", ENABLE_SCLK_TOP_DISP, 0, + CLK_IGNORE_UNUSED, 0), + /* ENABLE_SCLK_TOP_FSYS */ GATE(CLK_SCLK_PCIE_100_FSYS, "sclk_pcie_100_fsys", "div_sclk_pcie_100", ENABLE_SCLK_TOP_FSYS, 7, 0, 0), @@ -1521,11 +1526,6 @@ static struct samsung_gate_clock mif_gate_clks[] __initdata = { ENABLE_SCLK_MIF, 1, CLK_IGNORE_UNUSED, 0), GATE(CLK_SCLK_BUS_PLL_ATLAS, "sclk_bus_pll_atlas", "sclk_bus_pll", ENABLE_SCLK_MIF, 0, CLK_IGNORE_UNUSED, 0), - - /* ENABLE_SCLK_TOP_DISP */ - GATE(CLK_SCLK_HDMI_SPDIF_DISP, "sclk_hdmi_spdif_disp", - "mout_sclk_hdmi_spdif", ENABLE_SCLK_TOP_DISP, 0, - CLK_IGNORE_UNUSED, 0), }; static struct samsung_cmu_info mif_cmu_info __initdata = { diff --git a/include/dt-bindings/clock/exynos5433.h b/include/dt-bindings/clock/exynos5433.h index 8df9841..13204f5 100644 --- a/include/dt-bindings/clock/exynos5433.h +++ b/include/dt-bindings/clock/exynos5433.h @@ -189,8 +189,9 @@ #define CLK_SCLK_ISP_UART_CAM1 250 #define CLK_SCLK_ISP_SPI1_CAM1 251 #define CLK_SCLK_ISP_SPI0_CAM1 252 +#define CLK_SCLK_HDMI_SPDIF_DISP 253 -#define TOP_NR_CLK 253 +#define TOP_NR_CLK 254 /* CMU_CPIF */ #define CLK_FOUT_MPHY_PLL 1 @@ -397,9 +398,8 @@ #define CLK_SCLK_BUS_PLL 198 #define CLK_SCLK_BUS_PLL_APOLLO 199 #define CLK_SCLK_BUS_PLL_ATLAS 200 -#define CLK_SCLK_HDMI_SPDIF_DISP 201 -#define MIF_NR_CLK 202 +#define MIF_NR_CLK 201 /* CMU_PERIC */ #define CLK_PCLK_SPI2 1 -- 1.8.5.5 -- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/