Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id ; Tue, 13 Feb 2001 08:07:48 -0500 Received: (majordomo@vger.kernel.org) by vger.kernel.org id ; Tue, 13 Feb 2001 08:07:38 -0500 Received: from mandrakesoft.mandrakesoft.com ([216.71.84.35]:27432 "EHLO mandrakesoft.mandrakesoft.com") by vger.kernel.org with ESMTP id convert rfc822-to-8bit; Tue, 13 Feb 2001 08:07:19 -0500 Date: Tue, 13 Feb 2001 07:06:44 -0600 (CST) From: Jeff Garzik To: Jes Sorensen cc: G?rard Roudier , Alan Cox , Donald Becker , Linux-Kernel Subject: Re: [PATCH] starfire reads irq before pci_enable_device. In-Reply-To: Message-ID: MIME-Version: 1.0 Content-Type: TEXT/PLAIN; charset=US-ASCII Content-Transfer-Encoding: 8BIT Sender: linux-kernel-owner@vger.kernel.org X-Mailing-List: linux-kernel@vger.kernel.org On 12 Feb 2001, Jes Sorensen wrote: > >>>>> "G?rard" == G?rard Roudier writes: > G?rard> In PCI, it is the Memory Write and Invalidate PCI transaction > G?rard> that is intended to allow core-logics to optimize DMA this > G?rard> way. For normal Memory Write PCI transactions or when the > G?rard> core-logic is aliasing MWI to MW, the snooping may well > G?rard> happen. All that stuff, very probably, varies a lot depending > G?rard> on the core-logic. > > In fact one has to look out for this and disable the feature in some > cases. On the acenic not disabling Memory Write and Invalidate costs > ~20% on performance on some systems. And in another message, On Mon, 12 Feb 2001, David S. Miller wrote: > 3) The acenic/gbit performance anomalies have been cured > by reverting the PCI mem_inval tweaks. Just to be clear, acenic should or should not use MWI? And can a general rule be applied here? Newer Tulip hardware also has the ability to enable/disable MWI usage, IIRC. Jeff - To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/