Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752608AbbEHITU (ORCPT ); Fri, 8 May 2015 04:19:20 -0400 Received: from mout.kundenserver.de ([212.227.126.187]:55513 "EHLO mout.kundenserver.de" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1752108AbbEHITO (ORCPT ); Fri, 8 May 2015 04:19:14 -0400 From: Arnd Bergmann To: Brian Norris Cc: Ray Jui , linux-mtd@lists.infradead.org, Dmitry Torokhov , Anatol Pomazao , Corneliu Doban , Jonathan Richardson , Scott Branden , Florian Fainelli , =?utf-8?B?UmFmYcWCIE1pxYJlY2tp?= , bcm-kernel-feedback-list@broadcom.com, Dan Ehrenberg , Gregory Fong , devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Kevin Cernekee Subject: Re: [PATCH v3 03/10] mtd: nand: add NAND driver for Broadcom STB NAND controller Date: Fri, 08 May 2015 10:19:06 +0200 Message-ID: <5461819.J0QLFmC4Wg@wuerfel> User-Agent: KMail/4.11.5 (Linux/3.16.0-10-generic; KDE/4.11.5; x86_64; ; ) In-Reply-To: <20150508020113.GY32500@ld-irv-0074> References: <1430935194-7579-1-git-send-email-computersforpeace@gmail.com> <2668469.V5VmYNtzFN@wuerfel> <20150508020113.GY32500@ld-irv-0074> MIME-Version: 1.0 Content-Transfer-Encoding: 7Bit Content-Type: text/plain; charset="us-ascii" X-Provags-ID: V03:K0:Owju/Sg9z9YTidashaKD1sAzBMI+L+sCJv4R3RfSmjQk+Y+WtyC rD4l1dATrdZhYAjUXxvKA1Sgfe6ICuKPlc/VWwLgM5ILpY5QMcsJWr+iY/9nlxvJjcQON3N dc40OtkgU6Wvfc8+IoIXgpv6VikK08k3eYsXzatThYRcpJYEagpI8Lj8BZaHJPXinSiF8Sw T2IdHD5WOoKTarHWHOD+A== X-UI-Out-Filterresults: notjunk:1; Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Length: 1175 Lines: 31 On Thursday 07 May 2015 19:01:13 Brian Norris wrote: > > Would this satisfy you? > > From: Brian Norris > Date: Tue, 5 May 2015 17:46:42 -0700 > Subject: [PATCH] mtd: brcmstb_nand: fixup endianness assumptions > > All users of this controller (MIPS or ARM) have previously used native > I/O (__raw{read,write}l()) to access registers. This is normal for the > MIPS case, where BMIPS chips often have a boot-strap that configures not > only the CPU, but also all the busing, to use a given endianness. > However, newer ARM cores support switching to big endian mode at > runtime, which would leave us with different bus and CPU endianness. For > these cases, we should use the endian-switching accessors, so we > continue to access the NAND core in little endian mode. > > Suggested by Arnd. > > Signed-off-by: Brian Norris > --- > Yes, looks good, thanks! Arnd -- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/