Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1753615AbbF2PEv (ORCPT ); Mon, 29 Jun 2015 11:04:51 -0400 Received: from mailgw02.mediatek.com ([210.61.82.184]:47518 "EHLO mailgw02.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1753429AbbF2PEU (ORCPT ); Mon, 29 Jun 2015 11:04:20 -0400 X-Listener-Flag: 11101 From: YH Huang To: Matthias Brugger , Mark Rutland , Thierry Reding CC: Rob Herring , Pawel Moll , , , , , , , Sascha Hauer , , YH Huang Subject: [PATCH v3 1/2] dt-bindings: pwm: add MediaTek display PWM bindings Date: Mon, 29 Jun 2015 23:03:30 +0800 Message-ID: <1435590211-38854-2-git-send-email-yh.huang@mediatek.com> X-Mailer: git-send-email 1.8.1.1.dirty In-Reply-To: <1435590211-38854-1-git-send-email-yh.huang@mediatek.com> References: <1435590211-38854-1-git-send-email-yh.huang@mediatek.com> MIME-Version: 1.0 Content-Type: text/plain X-MTK: N Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Length: 1918 Lines: 50 Document the device-tree binding of MediatTek display PWM. The clock "main" and "mm" are used to generate PWM signals. The PWM has one channel to control the backlight brightness for display. It supports MT8173 and MT6595. Change-Id: I194ca88b4e4cd01a28b8701e07e86ea6941e5292 Signed-off-by: YH Huang --- .../devicetree/bindings/pwm/pwm-mtk-disp.txt | 24 ++++++++++++++++++++++ 1 file changed, 24 insertions(+) create mode 100644 Documentation/devicetree/bindings/pwm/pwm-mtk-disp.txt diff --git a/Documentation/devicetree/bindings/pwm/pwm-mtk-disp.txt b/Documentation/devicetree/bindings/pwm/pwm-mtk-disp.txt new file mode 100644 index 0000000..355b755 --- /dev/null +++ b/Documentation/devicetree/bindings/pwm/pwm-mtk-disp.txt @@ -0,0 +1,24 @@ +MediaTek display PWM controller + +Required properties: + - compatible: should be "mediatek,-disp-pwm" + - "mediatek,mt8173-disp-pwm": found on mt8173 SoC + - "mediatek,mt6595-disp-pwm": found on mt6595 SoC + - reg: physical base address and length of the controller's registers + - #pwm-cells: must be 2. See pwm.txt in this directory for a description of + the cell format + - clocks: phandle and clock specifier of the PWM reference clock + - clock-names: must contain the following + - "main": clock used to generate PWM signals + - "mm": sync signals from the modules of mmsys + +Example: + pwm0: pwm@1401e000 { + compatible = "mediatek,mt8173-disp-pwm", + "mediatek,mt6595-disp-pwm"; + reg = <0 0x1401e000 0 0x1000>; + #pwm-cells = <2>; + clocks = <&mmsys MM_DISP_PWM026M>, + <&mmsys MM_DISP_PWM0MM>; + clock-names = "main", "mm"; + }; -- 1.8.1.1.dirty -- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/