Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1758502AbbGHMLe (ORCPT ); Wed, 8 Jul 2015 08:11:34 -0400 Received: from mail-yk0-f182.google.com ([209.85.160.182]:33234 "EHLO mail-yk0-f182.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1758444AbbGHMLa (ORCPT ); Wed, 8 Jul 2015 08:11:30 -0400 MIME-Version: 1.0 In-Reply-To: <1436189368-1826-2-git-send-email-yh.huang@mediatek.com> References: <1436189368-1826-1-git-send-email-yh.huang@mediatek.com> <1436189368-1826-2-git-send-email-yh.huang@mediatek.com> From: Daniel Kurtz Date: Wed, 8 Jul 2015 20:11:09 +0800 X-Google-Sender-Auth: Jo11TRyzrQRt-CSFBFK7irlC-gY Message-ID: Subject: Re: [PATCH v4 1/3] dt-bindings: pwm: add MediaTek display PWM bindings To: YH Huang Cc: Matthias Brugger , Mark Rutland , Thierry Reding , Rob Herring , Pawel Moll , linux-pwm@vger.kernel.org, "open list:OPEN FIRMWARE AND..." , "linux-kernel@vger.kernel.org" , "linux-arm-kernel@lists.infradead.org" , srv_heupstream , linux-mediatek@lists.infradead.org, Sascha Hauer , Yingjoe Chen Content-Type: text/plain; charset=UTF-8 Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Length: 2411 Lines: 57 On Mon, Jul 6, 2015 at 9:29 PM, YH Huang wrote: > Document the device-tree binding of MediatTek display PWM. > The PWM has one channel to control the backlight brightness for display. > It supports MT8173 and MT6595. > > Signed-off-by: YH Huang > --- > .../devicetree/bindings/pwm/pwm-mtk-disp.txt | 24 ++++++++++++++++++++++ > 1 file changed, 24 insertions(+) > create mode 100644 Documentation/devicetree/bindings/pwm/pwm-mtk-disp.txt > > diff --git a/Documentation/devicetree/bindings/pwm/pwm-mtk-disp.txt b/Documentation/devicetree/bindings/pwm/pwm-mtk-disp.txt > new file mode 100644 > index 0000000..757b974 > --- /dev/null > +++ b/Documentation/devicetree/bindings/pwm/pwm-mtk-disp.txt > @@ -0,0 +1,24 @@ > +MediaTek display PWM controller > + > +Required properties: > + - compatible: should be "mediatek,-disp-pwm" > + - "mediatek,mt8173-disp-pwm": found on mt8173 SoC > + - "mediatek,mt6595-disp-pwm": found on mt6595 SoC > + - reg: physical base address and length of the controller's registers > + - #pwm-cells: must be 2. See pwm.txt in this directory for a description of > + the cell format > + - clocks: phandle and clock specifier of the PWM reference clock > + - clock-names: must contain the following > + - "main": clock used to generate PWM signals > + - "mm": sync signals from the modules of mmsys > + > +Example: > + pwm0: pwm@1401e000 { > + compatible = "mediatek,mt8173-disp-pwm", > + "mediatek,mt6595-disp-pwm"; > + reg = <0 0x1401e000 0 0x1000>; > + #pwm-cells = <2>; > + clocks = <&mmsys CLK_MM_DISP_PWM026M>, > + <&mmsys CLK_MM_DISP_PWM0MM>; > + clock-names = "main", "mm"; Should we include the pinctrl settings here to enable the PWM output? > + }; > -- > 1.8.1.1.dirty > > -- > To unsubscribe from this list: send the line "unsubscribe linux-kernel" in > the body of a message to majordomo@vger.kernel.org > More majordomo info at http://vger.kernel.org/majordomo-info.html > Please read the FAQ at http://www.tux.org/lkml/ -- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/