Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1755013AbbGYHpR (ORCPT ); Sat, 25 Jul 2015 03:45:17 -0400 Received: from mailout4.w1.samsung.com ([210.118.77.14]:60620 "EHLO mailout4.w1.samsung.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1754823AbbGYHpO (ORCPT ); Sat, 25 Jul 2015 03:45:14 -0400 X-AuditID: cbfec7f4-f79c56d0000012ee-c1-55b33e867912 Message-id: <55B33DDA.9020605@samsung.com> Date: Sat, 25 Jul 2015 09:42:18 +0200 From: Sylwester Nawrocki User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:31.0) Gecko/20100101 Thunderbird/31.7.0 MIME-version: 1.0 To: Mike Turquette , linux-clk@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Cc: Tomasz Figa , Stephen Boyd , Kukjin Kim , linux-samsung-soc@vger.kernel.org, Javier Martinez Canillas , stable@vger.kernel.org Subject: Re: [PATCH v2] clk: exynos4: Fix wrong clock for Exynos4x12 ADC References: <1434074005-18846-1-git-send-email-k.kozlowski@samsung.com> In-reply-to: <1434074005-18846-1-git-send-email-k.kozlowski@samsung.com> Content-type: text/plain; charset=windows-1252 Content-transfer-encoding: 7bit X-Brightmail-Tracker: H4sIAAAAAAAAA+NgFvrALMWRmVeSWpSXmKPExsVy+t/xK7ptdptDDV52Klpc+z2DzaL/8Wtm i02Pr7FafOy5x2pxedccNosZ5/cxWVw85Wrx40w3i8WCjY8YLVbt+sPowOXx/kYru8flvl4m j7+zW5k9ds66y+6xaVUnm8fmJfUenzfJBbBHcdmkpOZklqUW6dslcGUcmbGfqeCneMXkGbvZ GxjPCXcxcnJICJhIrLzezQxhi0lcuLeerYuRi0NIYCmjxKLWjUwQznNGiTm35zCBVPEKaEls 2rmZvYuRg4NFQFXifG88SJhNwFCi92gfI4gtKhAh8fbySahyQYkfk++xgMwREehllOi/9p8V xGEWuAW0oW0n2CBhAQ+JnkeWIA1CAu4SJxY2sIGEOYHCj66Xg5jMAnoS9y9qgVQwC8hLbF7z lnkCo8AsJBtmIVTNQlK1gJF5FaNoamlyQXFSeq6hXnFibnFpXrpecn7uJkZIPHzZwbj4mNUh RgEORiUeXo5/m0KFWBPLiitzDzFKcDArifBKPgAK8aYkVlalFuXHF5XmpBYfYpTmYFES5527 632IkEB6YklqdmpqQWoRTJaJg1OqgTFLbXmCm+qmd6ujNr9+EzH70G53zYZCzSexs6QnX2RO FShnm/JyqdrDa9u2fwmQ3po0M+1dRs/pd6ffxPfqVrUqN5u3p688e+S3rqzw742xdf4iO+oX zN+e03xhVmDhrCk+i7UEzNkOlpbovf6ReGzetR/3ZxWaTmk6dDo122nigjOeCpoqFteUWIoz Eg21mIuKEwETJ0/KgwIAAA== Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Length: 3238 Lines: 77 On 12/06/15 03:53, Krzysztof Kozlowski wrote: > The TSADC gate clock was used in Exynos4x12 DTSI for exynos-adc driver. > However TSADC is present only on Exynos4210 so on Trats2 board (with > Exynos4412 SoC) the exynos-adc driver could not be probed: > ERROR: could not get clock /adc@126C0000:adc(0) > exynos-adc 126c0000.adc: failed getting clock, err = -2 > exynos-adc: probe of 126c0000.adc failed with error -2 > > Instead on Exynos4x12 SoCs the main clock used by Analog to Digital > Converter is located in different register and it is named in datasheet > as PCLK_ADC. Regardless of the name the purpose of this PCLK_ADC clock > is the same as purpose of TSADC from Exynos4210. > > The patch adds gate clock for Exynos4x12 using the proper register so > backward compatibility is preserved. This fixes the probe of exynos-adc > driver on Exynos4x12 boards and allows accessing sensors connected to it > on Trats2 board (ntc,ncp15wb473 AP and battery thermistors). > > Signed-off-by: Krzysztof Kozlowski > Cc: > Fixes: c63c57433003 ("ARM: dts: Add ADC's dt data to read raw data for exynos4x12") > Link: https://lkml.org/lkml/2015/6/11/85 Mike, could you apply this patch directly? I can't seem to find any more independent patches for clk/samsung pull request. Alternatively here is a branch you could cherry-pick it from with all Acked/Reviewed tags: git://linuxtv.org/snawrocki/samsung.git for-v4.2/clk/fixes-1 -- Regards, Sylwester > Changes since v1: > 1. After discussion on LKML this solution was chosen because it smaller, > simpler, self-contained (one patch to fix issue) and maintains backward > compatibility. Thanks to Javier Martinez Canillas and Tomasz Figa for > valuable comments. > 2. Dropped patch 2/2 because now it is not needed. The clock id "TSADC" > will be used on all Exynos4 boards. > 3. Added CC-stable. > --- > drivers/clk/samsung/clk-exynos4.c | 2 ++ > 1 file changed, 2 insertions(+) > > diff --git a/drivers/clk/samsung/clk-exynos4.c b/drivers/clk/samsung/clk-exynos4.c > index 714d6ba782c8..f7890bf652e6 100644 > --- a/drivers/clk/samsung/clk-exynos4.c > +++ b/drivers/clk/samsung/clk-exynos4.c > @@ -85,6 +85,7 @@ > #define DIV_PERIL4 0xc560 > #define DIV_PERIL5 0xc564 > #define E4X12_DIV_CAM1 0xc568 > +#define E4X12_GATE_BUS_FSYS1 0xc744 > #define GATE_SCLK_CAM 0xc820 > #define GATE_IP_CAM 0xc920 > #define GATE_IP_TV 0xc924 > @@ -1095,6 +1096,7 @@ static struct samsung_gate_clock exynos4x12_gate_clks[] __initdata = { > 0), > GATE(CLK_PPMUIMAGE, "ppmuimage", "aclk200", E4X12_GATE_IP_IMAGE, 9, 0, > 0), > + GATE(CLK_TSADC, "tsadc", "aclk133", E4X12_GATE_BUS_FSYS1, 16, 0, 0), > GATE(CLK_MIPI_HSI, "mipi_hsi", "aclk133", GATE_IP_FSYS, 10, 0, 0), > GATE(CLK_CHIPID, "chipid", "aclk100", E4X12_GATE_IP_PERIR, 0, 0, 0), > GATE(CLK_SYSREG, "sysreg", "aclk100", E4X12_GATE_IP_PERIR, 1, > -- Sylwester Nawrocki Samsung R&D Institute Poland -- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/