Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1756508AbbHZHDN (ORCPT ); Wed, 26 Aug 2015 03:03:13 -0400 Received: from mail-out.m-online.net ([212.18.0.10]:37101 "EHLO mail-out.m-online.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1756205AbbHZHDK (ORCPT ); Wed, 26 Aug 2015 03:03:10 -0400 X-Auth-Info: EwUKmLEVPNIFPVE+ssxh52G0n0ArQRZHzwLN8IBliA0= From: Marek Vasut To: Ranjit Waghmode Subject: Re: [LINUX RFC v2 0/4] spi: add dual parallel mode support in Zynq MPSoC GQSPI controller Date: Wed, 26 Aug 2015 08:56:22 +0200 User-Agent: KMail/1.13.7 (Linux/3.14-2-amd64; KDE/4.13.1; x86_64; ; ) Cc: dwmw2@infradead.org, computersforpeace@gmail.com, broonie@kernel.org, michal.simek@xilinx.com, soren.brinkmann@xilinx.com, zajec5@gmail.com, ben@decadent.org.uk, b32955@freescale.com, knut.wohlrab@de.bosch.com, juhosg@openwrt.org, beanhuo@micron.com, linux-mtd@lists.infradead.org, linux-kernel@vger.kernel.org, linux-spi@vger.kernel.org, linux-arm-kernel@lists.infradead.org, harinik@xilinx.com, punnaia@xilinx.com References: <1440570367-22569-1-git-send-email-ranjit.waghmode@xilinx.com> In-Reply-To: <1440570367-22569-1-git-send-email-ranjit.waghmode@xilinx.com> MIME-Version: 1.0 Content-Type: Text/Plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Message-Id: <201508260856.22258.marex@denx.de> Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Length: 1228 Lines: 28 On Wednesday, August 26, 2015 at 08:26:03 AM, Ranjit Waghmode wrote: > This series adds dual parallel mode support for Zynq Ultrascale+ > MPSoC GQSPI controller driver. > > What is dual parallel mode? > --------------------------- > ZynqMP GQSPI controller supports Dual Parallel mode with following > functionalities: 1) Supporting two SPI flash memories operating in > parallel. 8 I/O lines. 2) Chip selects and clock are shared to both the > flash devices > 3) This mode is targeted for faster read/write speed and also doubles the > size 4) Commands/data can be transmitted/received from both the > devices(mirror), or only upper or only lower flash memory devices. > 5) Data arrangement: > With stripe enabled, > Even bytes i.e. 0, 2, 4,... are transmitted on Lower Data Bus > Odd bytes i.e. 1, 3, 5,.. are transmitted on Upper Data Bus. This might be a dumb question, but why don't you just treat this as an SPI NOR flash with 8-bit bus ? Best regards, Marek Vasut -- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/