Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752660AbbKLRUe (ORCPT ); Thu, 12 Nov 2015 12:20:34 -0500 Received: from unicorn.mansr.com ([81.2.72.234]:48422 "EHLO unicorn.mansr.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1750824AbbKLRUc convert rfc822-to-8bit (ORCPT ); Thu, 12 Nov 2015 12:20:32 -0500 From: =?iso-8859-1?Q?M=E5ns_Rullg=E5rd?= To: Mason Cc: linux-kernel@vger.kernel.org, netdev@vger.kernel.org, Florian Fainelli , Daniel Mack , "David S. Miller" , Fabio Estevam Subject: Re: [PATCH v5] net: ethernet: add driver for Aurora VLSI NB8800 Ethernet controller References: <1447172063-27234-1-git-send-email-mans@mansr.com> <564241BF.4020700@free.fr> <5644953C.8000800@free.fr> <5644BC1B.1000109@free.fr> Date: Thu, 12 Nov 2015 17:20:29 +0000 In-Reply-To: (=?iso-8859-1?Q?=22M=E5n?= =?iso-8859-1?Q?s_Rullg=E5rd=22's?= message of "Thu, 12 Nov 2015 16:57:47 +0000") Message-ID: User-Agent: Gnus/5.13 (Gnus v5.13) Emacs/24.5 (gnu/linux) MIME-Version: 1.0 Content-Type: text/plain; charset=iso-8859-1 Content-Transfer-Encoding: 8BIT Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Length: 2026 Lines: 67 M?ns Rullg?rd writes: > Mason writes: > >> [ CCing a few knowledgeable people ] >> >> Despite the subject, this is about an Atheros 8035 PHY :-) >> >> On 12/11/2015 15:04, M?ns Rullg?rd wrote: >> >>> Mason wrote: >>> >>>> BTW, you're not using the PHY IRQ, right? I think I remember you saying >>>> it didn't work reliably? >>> >>> It doesn't seem to be wired up on any of my boards, or there's some >>> magic required to activate it that I'm unaware of. >> >> Weird. The board schematics for the 1172 show Tango ETH0_MDINT# pin >> properly connected to AR8035 INT pin (pin 20). > > I have a different board. > >> >> >> http://www.redeszone.net/app/uploads/2014/04/AR8035.pdf >> >> INT pin 20 >> I/O, D, PD >> Interrupt Signal to System; default OD-gate, needs an external >> 10Kohm pull-up, active low; can be configured to I/O by register, >> active high. >> >> 4.1.17 Interrupt Enable >> Offset: 0x12 >> Mode: Read/Write >> Hardware Reset: 0 >> >> Strange... it looks like AT803X_INER and AT803X_INTR_ENABLE refer to >> the same "Interrupt Enable" register? > > Seems like someone missed that it was already defined. > >> In fact, AT803X_INER_INIT == 0xec00 makes sense for register 0x12: >> link success/fail, speed/duplex changed, autoneg error >> >> Looks like at803x_config_intr() is used for 8031, but not for 8035... >> >> Relevant commit: >> 77a9939426f7a "phy/at8031: enable at8031 to work on interrupt mode" >> >> If I add .config_intr and .ack_interrupt to the 8035 struct, then I get >> (also added some traces) > > I tried that just now, and I get nothing. What interrupt did you > specify in your device tree? It works with the interrupt set to trigger on rising edge. -- M?ns Rullg?rd mans@mansr.com -- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/