Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752432AbbK3CEH (ORCPT ); Sun, 29 Nov 2015 21:04:07 -0500 Received: from szxga03-in.huawei.com ([119.145.14.66]:28755 "EHLO szxga03-in.huawei.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751840AbbK3CEF (ORCPT ); Sun, 29 Nov 2015 21:04:05 -0500 Subject: Re: [PATCH] arm64: ftrace: stop using kstop_machine to enable/disable tracing To: Steven Rostedt References: <1448697009-17211-1-git-send-email-huawei.libin@huawei.com> <20151128105819.3451ab3e@grimm.local.home> CC: , , , , , , From: libin Message-ID: <565BAE6E.9060309@huawei.com> Date: Mon, 30 Nov 2015 10:03:26 +0800 User-Agent: Mozilla/5.0 (Windows NT 6.1; WOW64; rv:38.0) Gecko/20100101 Thunderbird/38.1.0 MIME-Version: 1.0 In-Reply-To: <20151128105819.3451ab3e@grimm.local.home> Content-Type: text/plain; charset="windows-1252" Content-Transfer-Encoding: 7bit X-Originating-IP: [10.177.23.78] X-CFilter-Loop: Reflected X-Mirapoint-Virus-RAPID-Raw: score=unknown(0), refid=str=0001.0A020204.565BAE82.00F9,ss=1,re=0.000,recu=0.000,reip=0.000,cl=1,cld=1,fgs=0, ip=0.0.0.0, so=2013-05-26 15:14:31, dmn=2013-03-21 17:37:32 X-Mirapoint-Loop-Id: 4f96f4210b4dba10906bd49e1802b521 Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Length: 1380 Lines: 39 on 2015/11/28 23:58, Steven Rostedt wrote: > On Sat, 28 Nov 2015 15:50:09 +0800 > Li Bin wrote: > >> On arm64, kstop_machine which is hugely disruptive to a running >> system is not needed to convert nops to ftrace calls or back, >> because that modifed code is a single 32bit instructions which >> is impossible to cross cache (or page) boundaries, and the used str >> instruction is single-copy atomic. > Is this really true? I thought that arm (and then perhaps arm64) has > some 2 byte instructions. If that's the case it is very well possible > that a 4 byte instruction can cross cache lines. When system in aarch32 state, it will use A32 or T32 instrucion set, and T32 (thumb) have 16-bit instructions. But arm64 that in aarch64 state only using A64 instruction set, which is a clean and fixed length instruction set that instuctions are always 32 bits wide. Right? Thanks, Li Bin > -- Steve > >> Cc: # 3.18+ >> Signed-off-by: Li Bin >> --- >> arch/arm64/kernel/ftrace.c | 5 +++++ >> 1 files changed, 5 insertions(+), 0 deletions(-) > . > -- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/