Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1754146AbbLDPGd (ORCPT ); Fri, 4 Dec 2015 10:06:33 -0500 Received: from mail.kernel.org ([198.145.29.136]:50896 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751989AbbLDPGc (ORCPT ); Fri, 4 Dec 2015 10:06:32 -0500 Date: Fri, 4 Dec 2015 09:06:27 -0600 From: Rob Herring To: Simon Arlott Cc: "devicetree@vger.kernel.org" , Brian Norris , Linux Kernel Mailing List , David Woodhouse , linux-mtd@lists.infradead.org, Pawel Moll , Mark Rutland , Ian Campbell , Kumar Gala , Florian Fainelli , bcm-kernel-feedback-list@broadcom.com, Kamal Dasu Subject: Re: [PATCH 1/3] mtd: brcmnand: Add brcm,bcm6368-nand device tree binding Message-ID: <20151204150627.GA29587@rob-hp-laptop> References: <565F81A6.6060307@simon.arlott.org.uk> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <565F81A6.6060307@simon.arlott.org.uk> User-Agent: Mutt/1.5.23 (2014-03-12) Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Length: 2982 Lines: 81 On Wed, Dec 02, 2015 at 11:41:26PM +0000, Simon Arlott wrote: > Add device tree binding for NAND on the BCM6368. > > The BCM6368 has a NAND interrupt register with combined status and enable > registers. It also requires a clock, so add an optional clock to the > common brcmnand binding. > > Signed-off-by: Simon Arlott Acked-by: Rob Herring > --- > Renamed from BCM63268, made clock a generic property. > > .../devicetree/bindings/mtd/brcm,brcmnand.txt | 32 ++++++++++++++++++++++ > 1 file changed, 32 insertions(+) > > diff --git a/Documentation/devicetree/bindings/mtd/brcm,brcmnand.txt b/Documentation/devicetree/bindings/mtd/brcm,brcmnand.txt > index 4ff7128..16d7835 100644 > --- a/Documentation/devicetree/bindings/mtd/brcm,brcmnand.txt > +++ b/Documentation/devicetree/bindings/mtd/brcm,brcmnand.txt > @@ -45,6 +45,8 @@ Required properties: > - #size-cells : <0> > > Optional properties: > +- clock : reference to the clock for the NAND controller > +- clock-names : "nand" (required for the above clock) > - brcm,nand-has-wp : Some versions of this IP include a write-protect > (WP) control bit. It is always available on >= > v7.0. Use this property to describe the rare > @@ -72,6 +74,12 @@ we define additional 'compatible' properties and associated register resources w > and enable registers > - reg-names: (required) "nand-int-base" > > + * "brcm,nand-bcm6368" > + - compatible: should contain "brcm,nand-bcm", "brcm,nand-bcm6368" > + - reg: (required) the 'NAND_INTR_BASE' register range, with combined status > + and enable registers, and boot address registers > + - reg-names: (required) "nand-intr-base" > + > * "brcm,nand-iproc" > - reg: (required) the "IDM" register range, for interrupt enable and APB > bus access endianness configuration, and the "EXT" register range, > @@ -148,3 +156,27 @@ nand@f0442800 { > }; > }; > }; > + > +nand@10000200 { > + compatible = "brcm,nand-bcm63168", "brcm,nand-bcm6368", > + "brcm,brcmnand-v4.0", "brcm,brcmnand"; > + reg = <0x10000200 0x180>, > + <0x10000600 0x200>, > + <0x100000b0 0x10>; > + reg-names = "nand", "nand-cache", "nand-intr-base"; > + interrupt-parent = <&periph_intc>; > + interrupts = <50>; > + clocks = <&periph_clk 20>; > + clock-names = "nand"; > + > + #address-cells = <1>; > + #size-cells = <0>; > + > + nand0: nandcs@0 { > + compatible = "brcm,nandcs"; > + reg = <0>; > + nand-on-flash-bbt; > + nand-ecc-strength = <1>; > + nand-ecc-step-size = <512>; > + }; > +}; > -- > 2.1.4 > > -- > Simon Arlott -- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/