Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1753599AbcCBIXe (ORCPT ); Wed, 2 Mar 2016 03:23:34 -0500 Received: from mail-qg0-f65.google.com ([209.85.192.65]:34683 "EHLO mail-qg0-f65.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1753090AbcCBIXc (ORCPT ); Wed, 2 Mar 2016 03:23:32 -0500 MIME-Version: 1.0 In-Reply-To: <56D5D031.9080609@gmail.com> References: <1456763376-21457-1-git-send-email-alexandre.torgue@gmail.com> <1456763376-21457-3-git-send-email-alexandre.torgue@gmail.com> <56D5D031.9080609@gmail.com> Date: Wed, 2 Mar 2016 09:23:31 +0100 Message-ID: Subject: Re: [PATCH 2/3] ARM: dts: stm32f429: Add Ethernet support From: Alexandre Torgue To: Maxime Coquelin Cc: Arnd Bergmann , olof@lixom.net, khilman@kernel.org, linux-arm-kernel@lists.infradead.org, Giuseppe Cavallaro , devicetree@vger.kernel.org, Daniel Thompson , netdev , linux-kernel@vger.kernel.org, Kamil Lulko , =?UTF-8?Q?Andreas_F=C3=A4rber?= Content-Type: text/plain; charset=UTF-8 Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Length: 3210 Lines: 107 Hi Maxime, 2016-03-01 18:24 GMT+01:00 Maxime Coquelin : > Hi Alex, > > I have made a handful of changes on your patch, let me know if this is > ok for you. > If ok, it will be part of the PR I'll send tomorrow. I agree with modifications. Regards alex > > On 02/29/2016 05:29 PM, Alexandre TORGUE wrote: >> >> Add Ethernet support (Synopsys MAC IP 3.50a) on stm32f429 SOC. >> >> Signed-off-by: Alexandre TORGUE >> >> diff --git a/arch/arm/boot/dts/stm32f429.dtsi >> b/arch/arm/boot/dts/stm32f429.dtsi >> index bb7a736..af0367c 100644 >> --- a/arch/arm/boot/dts/stm32f429.dtsi >> +++ b/arch/arm/boot/dts/stm32f429.dtsi >> @@ -283,6 +283,26 @@ >> bias-disable; >> }; >> }; >> + >> + ethernet0_mii: mii@0 { >> + mii { >> + slew-rate = <2>; > > I moved slew-rate property below the pinmux one for consistency with other > pin configs in the file. >> >> + pinmux = >> , >> + >> , >> + >> , >> + >> , >> + >> , >> + >> , >> + >> , >> + >> , >> + >> , >> + >> , >> + >> , >> + >> , >> + >> , >> + >> ; >> + }; >> + }; >> }; >> rcc: rcc@40023810 { >> @@ -323,6 +343,21 @@ >> st,mem2mem; >> }; >> + ethernet0: dwmac@40028000 { >> + compatible = "st,stm32-dwmac", "snps,dwmac-3.50a"; >> + status = "disabled"; > > I moved status property at the end of the node for consistency >> >> + reg = <0x40028000 0x8000>; >> + reg-names = "stmmaceth"; >> + interrupts = <0 61 0>, <0 62 0>; > > #interrupt-cells is set to 1 in the nvic node, meaning that a single cell is > expected here: > > interrupts = <61>, <62>; > >> + interrupt-names = "macirq", "eth_wake_irq"; >> + clock-names = "stmmaceth", "tx-clk", "rx-clk"; >> + clocks = <&rcc 0 25>, <&rcc 0 26>, <&rcc 0 27>; >> + st,syscon = <&syscfg 0x4>; >> + snps,pbl = <8>; >> + snps,mixed-burst; >> + dma-ranges; >> + }; >> + >> rng: rng@50060800 { >> compatible = "st,stm32-rng"; >> reg = <0x50060800 0x400>; > > > Regards, > Maxime > >