Date: Fri, 15 Apr 2016 17:31:28 -0700
From: Stephen Boyd <sboyd@codeaurora.org>
To: Stefan Agner <stefan@agner.ch>
Cc: dri-devel@lists.freedesktop.org, shawnguo@kernel.org,
        kernel@pengutronix.de, airlied@linux.ie, daniel.vetter@ffwll.ch,
        jianwei.wang.chn@gmail.com, alison.wang@freescale.com, meng.yi@nxp.com,
        alexander.stein@systec-electronic.com, mturquette@baylibre.com,
        mark.rutland@arm.com, robh+dt@kernel.org, pawel.moll@arm.com,
        ijc+devicetree@hellion.org.uk, galak@codeaurora.org,
        linux-kernel@vger.kernel.org, devicetree@vger.kernel.org,
        linux-arm-kernel@lists.infradead.org
Subject: Re: [PATCH v3 1/9] ARM: imx: clk-vf610: fix DCU clock tree
Message-ID: <20160416003128.GJ26353@codeaurora.org>
References: <1459834121-25997-1-git-send-email-stefan@agner.ch>
 <1459834121-25997-2-git-send-email-stefan@agner.ch>
MIME-Version: 1.0
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline
In-Reply-To: <1459834121-25997-2-git-send-email-stefan@agner.ch>
User-Agent: Mutt/1.5.21 (2010-09-15)
Sender: linux-kernel-owner@vger.kernel.org
Content-Length: 705
Lines: 20

On 04/04, Stefan Agner wrote:
> Similar to an earlier fix for the SAI clocks, the DCU clock hierarchy
> mixes the bus clock with the display controllers pixel clock. Tests
> have shown that the gates in CCM_CCGR3/9 registers do not control
> the DCU pixel clock, but only the register access clock (bus clock).
> 
> Fix this by defining the parent clock of VF610_CLK_DCUx to be the bus
> clock (ipg_bus).
> 
> Since the clock has not been used far, there are no further changes
> needed.
> 
> Signed-off-by: Stefan Agner <stefan@agner.ch>
> ---

Acked-by: Stephen Boyd <sboyd@codeaurora.org>

-- 
Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum,
a Linux Foundation Collaborative Project