Return-Path: <linux-kernel-owner@vger.kernel.org>
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
	id S1751774AbcD1F66 (ORCPT <rfc822;w@1wt.eu>);
	Thu, 28 Apr 2016 01:58:58 -0400
Received: from mail-io0-f180.google.com ([209.85.223.180]:36123 "EHLO
	mail-io0-f180.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
	with ESMTP id S1750800AbcD1F64 (ORCPT
	<rfc822;linux-kernel@vger.kernel.org>);
	Thu, 28 Apr 2016 01:58:56 -0400
MIME-Version: 1.0
In-Reply-To: <1461580714-22479-5-git-send-email-ldewangan@nvidia.com>
References: <1461580714-22479-1-git-send-email-ldewangan@nvidia.com> <1461580714-22479-5-git-send-email-ldewangan@nvidia.com>
From: Alexandre Courbot <gnurou@gmail.com>
Date: Thu, 28 Apr 2016 14:58:36 +0900
Message-ID: <CAAVeFuLesCbWCecMLZNRENuA_CHgwTd6ZZE4Gh2JQ2vg5rAoEQ@mail.gmail.com>
Subject: Re: [PATCH V5 4/4] gpio: tegra: Add support for gpio debounce
To: Laxman Dewangan <ldewangan@nvidia.com>
Cc: Stephen Warren <swarren@wwwdotorg.org>,
        Linus Walleij <linus.walleij@linaro.org>,
        Thierry Reding <thierry.reding@gmail.com>,
        "linux-gpio@vger.kernel.org" <linux-gpio@vger.kernel.org>,
        "linux-tegra@vger.kernel.org" <linux-tegra@vger.kernel.org>,
        Linux Kernel Mailing List <linux-kernel@vger.kernel.org>
Content-Type: text/plain; charset=UTF-8
Sender: linux-kernel-owner@vger.kernel.org
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
Content-Length: 435
Lines: 11

On Mon, Apr 25, 2016 at 7:38 PM, Laxman Dewangan <ldewangan@nvidia.com> wrote:
> NVIDIA's Tegra210 support the HW debounce in the GPIO controller
> for all its GPIO pins.
>
> Add support for setting debounce timing by implementing the
> set_debounce callback of gpiochip.
>
> Signed-off-by: Laxman Dewangan <ldewangan@nvidia.com>
> Reviewed-by: Stephen Warren <swarren@nvidia.com>

Reviewed-by: Alexandre Courbot <acourbot@nvidia.com>