Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1756593AbcJMQFz (ORCPT ); Thu, 13 Oct 2016 12:05:55 -0400 Received: from Galois.linutronix.de ([146.0.238.70]:58410 "EHLO Galois.linutronix.de" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1753644AbcJMQFq (ORCPT ); Thu, 13 Oct 2016 12:05:46 -0400 Date: Thu, 13 Oct 2016 17:28:37 +0200 (CEST) From: Thomas Gleixner To: Grzegorz Andrejczuk cc: mingo@redhat.com, hpa@zytor.com, x86@kernel.org, bp@suse.de, dave.hansen@linux.intel.com, linux-kernel@vger.kernel.org, lukasz.daniluk@intel.com, james.h.cownie@intel.com, jacob.jun.pan@intel.com Subject: Re: [PATCH v3 1/4] Add R3MWAIT register and bit to msr-info.h In-Reply-To: <1476367345-25628-2-git-send-email-grzegorz.andrejczuk@intel.com> Message-ID: References: <1476367345-25628-1-git-send-email-grzegorz.andrejczuk@intel.com> <1476367345-25628-2-git-send-email-grzegorz.andrejczuk@intel.com> User-Agent: Alpine 2.20 (DEB 67 2015-01-07) MIME-Version: 1.0 Content-Type: text/plain; charset=US-ASCII Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Length: 807 Lines: 22 On Thu, 13 Oct 2016, Grzegorz Andrejczuk wrote: > Subject: [PATCH v3 1/4] Add R3MWAIT register and bit to msr-info.h Did you ever notice that all patches have a subsystem related prefix before the sentence decribing the change? See Documentation/SubmittingPatches. Also git log some/file might give you an idea. > This commit adds this register prefixed by PHI and bit to msr-info.h > Reference: > https://software.intel.com/en-us/blogs/2016/10/06/intel-xeon-phi-product-family-x200-knl-user-mode-ring-3-monitor-and-mwait > Blog entry is a temporary solution, MSR will be present in the next SDM. Why do you think that the blog entry link in the changelog does not have the same issues as the link the code comment? Just copy the relevant bits into the changelog and be done with it. Thanks, tglx