Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1030485AbcJQQzP (ORCPT ); Mon, 17 Oct 2016 12:55:15 -0400 Received: from mail-pa0-f50.google.com ([209.85.220.50]:34607 "EHLO mail-pa0-f50.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1030385AbcJQQyX (ORCPT ); Mon, 17 Oct 2016 12:54:23 -0400 From: Kevin Hilman To: Bartosz Golaszewski Cc: Michael Turquette , Sekhar Nori , Rob Herring , Frank Rowand , Mark Rutland , Peter Ujfalusi , Russell King , LKML , arm-soc , linux-drm , linux-devicetree , Jyri Sarha , Tomi Valkeinen , David Airlie , Laurent Pinchart Subject: Re: [PATCH 1/3] ARM: memory: da8xx-ddrctl: new driver Organization: BayLibre References: <1476721850-454-1-git-send-email-bgolaszewski@baylibre.com> <1476721850-454-2-git-send-email-bgolaszewski@baylibre.com> Date: Mon, 17 Oct 2016 09:54:15 -0700 In-Reply-To: <1476721850-454-2-git-send-email-bgolaszewski@baylibre.com> (Bartosz Golaszewski's message of "Mon, 17 Oct 2016 18:30:48 +0200") Message-ID: <7h8ttmdih4.fsf@baylibre.com> User-Agent: Gnus/5.13 (Gnus v5.13) Emacs/24.5 (gnu/linux) MIME-Version: 1.0 Content-Type: text/plain Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Length: 1176 Lines: 41 Bartosz Golaszewski writes: > Create a new driver for the da8xx DDR2/mDDR controller and implement > support for writing to the Peripheral Bus Burst Priority Register. > > Signed-off-by: Bartosz Golaszewski [...] > diff --git a/drivers/memory/da8xx-ddrctl.c b/drivers/memory/da8xx-ddrctl.c > new file mode 100644 > index 0000000..dcd0a61 > --- /dev/null > +++ b/drivers/memory/da8xx-ddrctl.c > @@ -0,0 +1,77 @@ > +/* > + * TI da8xx DDR2/mDDR controller driver > + * > + * Copyright (C) 2016 BayLibre SAS > + * > + * Author: > + * Bartosz Golaszewski > + * > + * This program is free software; you can redistribute it and/or modify > + * it under the terms of the GNU General Public License version 2 as > + * published by the Free Software Foundation. > + */ > + > +#include > +#include > +#include > +#include > + > +#define DA8XX_DDR_CTL_BASE 0xB0000000 This base addr should be the reg property of the node. > +#define DA8XX_PBBPR_OFFSET 0x00000020 > +#define DA8XX_PBBPR_REG(p) ((p) + DA8XX_PBBPR_OFFSET) Kevin