Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S938705AbcJQTEd (ORCPT ); Mon, 17 Oct 2016 15:04:33 -0400 Received: from mail-lf0-f49.google.com ([209.85.215.49]:35824 "EHLO mail-lf0-f49.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S935088AbcJQTDc (ORCPT ); Mon, 17 Oct 2016 15:03:32 -0400 Subject: Re: [PATCH 08/10] mtd: flash-sam: Bindings for Juniper's SAM FPGA flash Mime-Version: 1.0 (Mac OS X Mail 9.3 \(3124\)) Content-Type: text/plain; charset=utf-8 From: Pantelis Antoniou In-Reply-To: <20161010200704.GA28870@rob-hp-laptop> Date: Mon, 17 Oct 2016 22:03:35 +0300 Cc: Lee Jones , Linus Walleij , Alexandre Courbot , Mark Rutland , Frank Rowand , Wolfram Sang , David Woodhouse , Brian Norris , Florian Fainelli , Wim Van Sebroeck , Peter Rosin , Debjit Ghosh , Georgi Vlaev , Guenter Roeck , Maryam Seraj , devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-gpio@vger.kernel.org, linux-i2c@vger.kernel.org, linux-mtd@lists.infradead.org, linux-watchdog@vger.kernel.org, netdev@vger.kernel.org Message-Id: <6D4CB7D2-D9FC-4B82-869F-550D1BF96996@konsulko.com> References: <1475853518-22264-1-git-send-email-pantelis.antoniou@konsulko.com> <1475853518-22264-9-git-send-email-pantelis.antoniou@konsulko.com> <20161010200704.GA28870@rob-hp-laptop> To: Rob Herring X-Mailer: Apple Mail (2.3124) Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Transfer-Encoding: 8bit X-MIME-Autoconverted: from quoted-printable to 8bit by mail.home.local id u9HJ4dZg005093 Content-Length: 2231 Lines: 72 Hi Rob, > On Oct 10, 2016, at 23:07 , Rob Herring wrote: > > gOn Fri, Oct 07, 2016 at 06:18:36PM +0300, Pantelis Antoniou wrote: >> From: Georgi Vlaev >> >> Add binding document for Junipers Flash IP block present >> in the SAM FPGA on PTX series of routers. >> >> Signed-off-by: Georgi Vlaev >> [Ported from Juniper kernel] >> Signed-off-by: Pantelis Antoniou >> --- >> .../devicetree/bindings/mtd/flash-sam.txt | 31 ++++++++++++++++++++++ >> 1 file changed, 31 insertions(+) >> create mode 100644 Documentation/devicetree/bindings/mtd/flash-sam.txt >> >> diff --git a/Documentation/devicetree/bindings/mtd/flash-sam.txt b/Documentation/devicetree/bindings/mtd/flash-sam.txt >> new file mode 100644 >> index 0000000..bdf1d78 >> --- /dev/null >> +++ b/Documentation/devicetree/bindings/mtd/flash-sam.txt >> @@ -0,0 +1,31 @@ >> +Flash device on a Juniper SAM FPGA >> + >> +These flash chips are found in the PTX series of Juniper routers. >> + >> +They are regular CFI compatible (Intel or AMD extended) flash chips with >> +some special write protect/VPP bits that can be controlled by the machine's >> +system controller. > > And where's the description of the sys ctrlr? > The system controller is Juniper IP. We’ll have to ask around about specifics, and it’s pretty uninspiring stuff. >> + >> +Required properties: >> +- compatible : must be "jnx,flash-sam" >> + >> +Optional properties: >> +- reg : memory address for the flash chip, note that this is not >> +required since usually the device is a subdevice of the SAM MFD >> +driver which fills in the register fields. >> + >> +For the rest of the properties, see mtd-physmap.txt. >> + >> +The device tree may optionally contain sub-nodes describing partitions of the >> +address space. See partition.txt for more detail. >> + >> +Example: >> + >> +flash_sam { >> + compatible = "jnx,flash-sam"; >> + partition@0 { > > This should have a heirarchy of a controller node, a flash child node, > partitions child node, and partition child nodes. > OK. >> + reg = <0x0 0x400000>; >> + label = "pic0-golden"; >> + read-only; >> + }; >> +}; >> -- >> 1.9.1