Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1756189AbcKJX0j (ORCPT ); Thu, 10 Nov 2016 18:26:39 -0500 Received: from mail-vk0-f68.google.com ([209.85.213.68]:33928 "EHLO mail-vk0-f68.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1756171AbcKJX0g (ORCPT ); Thu, 10 Nov 2016 18:26:36 -0500 MIME-Version: 1.0 In-Reply-To: <20161109132114.3ujq2wkhsm4kcytz@pd.tnic> References: <20161108183956.4521-1-khuey@kylehuey.com> <20161108183956.4521-7-khuey@kylehuey.com> <20161109132114.3ujq2wkhsm4kcytz@pd.tnic> From: Kyle Huey Date: Thu, 10 Nov 2016 15:26:34 -0800 Message-ID: Subject: Re: [PATCH v10 6/7] x86/arch_prctl: Add ARCH_[GET|SET]_CPUID To: Borislav Petkov Cc: Thomas Gleixner , "Robert O'Callahan" , Andy Lutomirski , Ingo Molnar , "H. Peter Anvin" , "maintainer:X86 ARCHITECTURE (32-BIT AND 64-BIT)" , Paolo Bonzini , =?UTF-8?B?UmFkaW0gS3LEjW3DocWZ?= , Jeff Dike , Richard Weinberger , Alexander Viro , Shuah Khan , Dave Hansen , Peter Zijlstra , Boris Ostrovsky , Len Brown , "Rafael J. Wysocki" , Dmitry Safonov , David Matlack , open list , "open list:USER-MODE LINUX (UML)" , "open list:USER-MODE LINUX (UML)" , "open list:FILESYSTEMS (VFS and infrastructure)" , "open list:KERNEL SELFTEST FRAMEWORK" , kvm list Content-Type: text/plain; charset=UTF-8 Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Length: 2032 Lines: 62 On Wed, Nov 9, 2016 at 5:21 AM, Borislav Petkov wrote: > On Tue, Nov 08, 2016 at 09:06:31PM +0100, Thomas Gleixner wrote: >> The upcoming ring3 mwait stuff can add its magic to tweak that MSR into >> this function. >> >> Stick the call at the end of init_scattered_cpuid_features() for now. I >> still need to figure out a proper place for it. > > So Thomas and I discussed this more on IRC and I think we can get rid > of the MSR iterating in scattered.c and integrate both the R3 MWAIT and > CPUID faulting like this: > > --- > diff --git a/arch/x86/kernel/cpu/intel.c b/arch/x86/kernel/cpu/intel.c > index fcd484d2bb03..5c38a85af2e7 100644 > --- a/arch/x86/kernel/cpu/intel.c > +++ b/arch/x86/kernel/cpu/intel.c > @@ -452,6 +457,39 @@ static void intel_bsp_resume(struct cpuinfo_x86 *c) > init_intel_energy_perf(c); > } > > +static void init_misc_enables(struct cpuinfo_x86 *c) > +{ > + u64 val, misc_en; > + > + if (rdmsrl_safe(MSR_MISC_FEATURES_ENABLES, &misc_en)) > + return; > + > + misc_en &= ~MSR_MISC_ENABLES_CPUID_FAULT_ENABLE; > + > + if (!rdmsrl_safe(MSR_PLATFORM_INFO, &val)) { > + if (val & PLATINFO_CPUID_FAULT_BIT) > + set_cpu_cap(c, X86_FEATURE_CPUID_FAULT); > + } > + > + wrmsrl(MSR_MISC_FEATURES_ENABLES, misc_en); > + this_cpu_write(msr_misc_features_enables_shadow, misc_en); > +} > + > static void init_intel(struct cpuinfo_x86 *c) > { > unsigned int l2 = 0; > @@ -565,6 +603,8 @@ static void init_intel(struct cpuinfo_x86 *c) > detect_vmx_virtcap(c); > > init_intel_energy_perf(c); > + > + init_misc_enables(c); > } > > #ifdef CONFIG_X86_32 > --- > > Please redo your patchset and add the detection to init_intel() like above. > > Also, let's call that MSR mask MSR_MISC_ENABLES_CPUID_FAULT_ENABLE like > the rest of the bits in msr-index.h There's already an IA32_MISC_ENABLE, so I've made this MSR_MISC_FEATURES_ENABLES_CPUID_FAULT instead. - Kyle