Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1753239AbcKUI13 (ORCPT ); Mon, 21 Nov 2016 03:27:29 -0500 Received: from mail-wm0-f65.google.com ([74.125.82.65]:34591 "EHLO mail-wm0-f65.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751437AbcKUI11 (ORCPT ); Mon, 21 Nov 2016 03:27:27 -0500 Date: Mon, 21 Nov 2016 09:27:21 +0100 From: Ingo Molnar To: Thomas Gleixner Cc: Kyle Huey , "Robert O'Callahan" , Andy Lutomirski , Ingo Molnar , "H. Peter Anvin" , x86@kernel.org, Paolo Bonzini , Radim =?utf-8?B?S3LEjW3DocWZ?= , Jeff Dike , Richard Weinberger , Alexander Viro , Shuah Khan , Dave Hansen , Borislav Petkov , Peter Zijlstra , Boris Ostrovsky , Len Brown , "Rafael J. Wysocki" , Dmitry Safonov , David Matlack , Nadav Amit , linux-kernel@vger.kernel.org, user-mode-linux-devel@lists.sourceforge.net, user-mode-linux-user@lists.sourceforge.net, linux-fsdevel@vger.kernel.org, linux-kselftest@vger.kernel.org, kvm@vger.kernel.org Subject: Re: [PATCH v12 6/7] x86/arch_prctl: Add ARCH_[GET|SET]_CPUID Message-ID: <20161121082721.GA22520@gmail.com> References: <20161117020610.5302-1-khuey@kylehuey.com> <20161117020610.5302-7-khuey@kylehuey.com> <20161118081444.GC15912@gmail.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: User-Agent: Mutt/1.5.24 (2015-08-30) Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Length: 1659 Lines: 43 * Thomas Gleixner wrote: > On Fri, 18 Nov 2016, Ingo Molnar wrote: > > * Kyle Huey wrote: > > > + if (test_tsk_thread_flag(prev_p, TIF_NOCPUID) ^ > > > + test_tsk_thread_flag(next_p, TIF_NOCPUID)) { > > > + set_cpuid_faulting(test_tsk_thread_flag(next_p, TIF_NOCPUID)); > > > + } > > > + > > > > Why not cache the required MSR value in the task struct instead? > > > > That would allow something much more obvious and much faster, like: > > > > if (prev_p->thread.misc_features_val != next_p->thread.misc_features_val) > > wrmsrl(MSR_MISC_FEATURES_ENABLES, next_p->thread.misc_features_val); > > > > (The TIF flag maintenance is still required to get into __switch_to_xtra().) > > > > It would also be easy to extend without extra overhead, should any other feature > > bit be added to the MSR in the future. > > I doubt that. There are feature enable bits coming up which are not related to > tasks. Any inefficiencies resulting from such features should IMHO be carried by those features, not by per task features - but: > [...] So if we have switches enabling/disabling global features, then we would > be forced to chase all threads in order to update all misc_features thread > variables. Surely not what we want to do. What switches would those be? We generally don't twiddle global CPU features post bootup - we pick a model on bootup and go with that. I'd really like to see code (prototype patches are OK - or the person doing it can send it to me privately as well if it's not production quality or public yet), or some careful description of the features involved. Thanks, Ingo