Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S932189AbcKYKGr (ORCPT ); Fri, 25 Nov 2016 05:06:47 -0500 Received: from mx08-00178001.pphosted.com ([91.207.212.93]:59997 "EHLO mx07-00178001.pphosted.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1753336AbcKYKGj (ORCPT ); Fri, 25 Nov 2016 05:06:39 -0500 Subject: Re: Synopsys Ethernet QoS Driver To: Joao Pinto , Lars Persson References: <1dbb6047-2bbb-4d56-2a62-ab65a0254844@synopsys.com> <20161119135654.GA14079@lnxartpec.se.axis.com> <1248f4ce-4859-10e6-fef9-342ea543f8d4@synopsys.com> <87c8a24b-0812-7850-cb3f-7be691bab432@st.com> <7c7798b5-8cd4-ba99-f526-22d3e06e05db@synopsys.com> <2eefdb8f-7e87-6009-6e50-c536d4b95dd6@synopsys.com> <7c259adb-5c73-f997-6b96-5be427157b08@synopsys.com> <899DC02E-84BB-489E-A1FE-5D8F3BB795B6@axis.com> CC: Rayagond Kokatanur , Rabin Vincent , mued dib , David Miller , Jeff Kirsher , "jiri@mellanox.com" , "saeedm@mellanox.com" , "idosch@mellanox.com" , netdev , "linux-kernel@vger.kernel.org" , "CARLOS.PALMINHA@synopsys.com" , =?UTF-8?Q?Andreas_Irest=c3=a5l?= , "alexandre.torgue@st.com" , "linux-arm-kernel@lists.infradead.org" From: Giuseppe CAVALLARO Message-ID: <5d59aac4-1616-5316-a624-192b390d1569@st.com> Date: Fri, 25 Nov 2016 09:55:39 +0100 User-Agent: Mozilla/5.0 (Windows NT 6.1; WOW64; rv:45.0) Gecko/20100101 Thunderbird/45.1.0 MIME-Version: 1.0 In-Reply-To: Content-Type: text/plain; charset="windows-1252"; format=flowed Content-Transfer-Encoding: 7bit X-Originating-IP: [10.52.139.54] X-Proofpoint-Virus-Version: vendor=fsecure engine=2.50.10432:,, definitions=2016-11-25_01:,, signatures=0 Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Length: 503 Lines: 13 On 11/23/2016 12:43 PM, Joao Pinto wrote: >> > Rabin Vincent can review and test that the port works properly on our Artpec-chips that use dwc_eth_qos.c today. >> > >> > The main porting step is to implement the device tree binding in bindings/net/snps,dwc-qos-ethernet.txt. Also our chip has a strict requirement that the phy is enabled when the SWR reset bit is set (it needs a tx clock to complete the reset). >> > >> > - Lars > Ok, I will do the task. > > @Peppe: Agree with the plan? Agree peppe