Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S932809AbcLSCXt (ORCPT ); Sun, 18 Dec 2016 21:23:49 -0500 Received: from mail.kernel.org ([198.145.29.136]:45584 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1761873AbcLSCXq (ORCPT ); Sun, 18 Dec 2016 21:23:46 -0500 Date: Sun, 18 Dec 2016 20:23:47 -0600 (CST) From: Alan Tull X-X-Sender: atull@atull-730U3E-740U3E To: Joshua Clayton cc: Alan Tull , Moritz Fischer , Russell King , Catalin Marinas , Will Deacon , Shawn Guo , Sascha Hauer , Fabio Estevam , Mark Rutland , Rob Herring , Anatolij Gustschin , devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-fpga@vger.kernel.org Subject: Re: [PATCH v6 5/5] ARM: dts: imx6q-evi: support cyclone-ps-spi In-Reply-To: <26327c58cbf5acd8078c50e87d23293c80ee89a2.1481918884.git.stillcompiling@gmail.com> Message-ID: References: <26327c58cbf5acd8078c50e87d23293c80ee89a2.1481918884.git.stillcompiling@gmail.com> User-Agent: Alpine 2.10 (DEB 1266 2009-07-14) MIME-Version: 1.0 Content-Type: TEXT/PLAIN; charset=US-ASCII Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Length: 1296 Lines: 51 On Fri, 16 Dec 2016, Joshua Clayton wrote: > Add support for Altera cyclone V FPGA connected to an spi port > to the evi devicetree file > > Signed-off-by: Joshua Clayton Acked-by: Alan Tull > --- > arch/arm/boot/dts/imx6q-evi.dts | 16 ++++++++++++++++ > 1 file changed, 16 insertions(+) > > diff --git a/arch/arm/boot/dts/imx6q-evi.dts b/arch/arm/boot/dts/imx6q-evi.dts > index 7c7c1a8..ec4d365 100644 > --- a/arch/arm/boot/dts/imx6q-evi.dts > +++ b/arch/arm/boot/dts/imx6q-evi.dts > @@ -95,6 +95,15 @@ > pinctrl-names = "default"; > pinctrl-0 = <&pinctrl_ecspi1 &pinctrl_ecspi1cs>; > status = "okay"; > + > + fpga_spi: cyclonespi@0 { > + compatible = "altr,cyclone-ps-spi-fpga-mgr"; > + spi-max-frequency = <20000000>; > + reg = <0>; > + pinctrl-0 = <&pinctrl_fpgaspi>; > + config-gpios = <&gpio4 9 GPIO_ACTIVE_LOW>; > + status-gpios = <&gpio4 11 GPIO_ACTIVE_LOW>; > + }; > }; > > &ecspi3 { > @@ -322,6 +331,13 @@ > >; > }; > > + pinctrl_fpgaspi: fpgaspigrp { > + fsl,pins = < > + MX6QDL_PAD_KEY_ROW1__GPIO4_IO09 0x1b0b0 > + MX6QDL_PAD_KEY_ROW2__GPIO4_IO11 0x1b0b0 > + >; > + }; > + > pinctrl_gpminand: gpminandgrp { > fsl,pins = < > MX6QDL_PAD_NANDF_CLE__NAND_CLE 0xb0b1 > -- > 2.9.3 > >