Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752347AbcL1XB4 (ORCPT ); Wed, 28 Dec 2016 18:01:56 -0500 Received: from smtp.codeaurora.org ([198.145.29.96]:47812 "EHLO smtp.codeaurora.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1752061AbcL1XBy (ORCPT ); Wed, 28 Dec 2016 18:01:54 -0500 DMARC-Filter: OpenDMARC Filter v1.3.1 smtp.codeaurora.org 607FC6172E Authentication-Results: pdx-caf-mail.web.codeaurora.org; dmarc=none header.from=codeaurora.org Authentication-Results: pdx-caf-mail.web.codeaurora.org; spf=pass smtp.mailfrom=sboyd@codeaurora.org Date: Wed, 28 Dec 2016 15:01:50 -0800 From: Stephen Boyd To: Vivek Gautam Cc: robh+dt@kernel.org, kishon@ti.com, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, mark.rutland@arm.com, srinivas.kandagatla@linaro.org, linux-arm-msm@vger.kernel.org Subject: Re: [PATCH v3 2/4] phy: qcom-qusb2: New driver for QUSB2 PHY on Qcom chips Message-ID: <20161228230150.GB17126@codeaurora.org> References: <1482253431-23160-1-git-send-email-vivek.gautam@codeaurora.org> <1482253431-23160-3-git-send-email-vivek.gautam@codeaurora.org> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <1482253431-23160-3-git-send-email-vivek.gautam@codeaurora.org> User-Agent: Mutt/1.5.21 (2010-09-15) Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Length: 1254 Lines: 41 On 12/20, Vivek Gautam wrote: > PHY transceiver driver for QUSB2 phy controller that provides > HighSpeed functionality for DWC3 controller present on > Qualcomm chipsets. > > Signed-off-by: Vivek Gautam One comment below, but otherwise Reviewed-by: Stephen Boyd > +static void qusb2_phy_set_tune2_param(struct qusb2_phy *qphy) > +{ > + struct device *dev = &qphy->phy->dev; > + u8 *val; > + > + /* > + * Read efuse register having TUNE2 parameter's high nibble. > + * If efuse register shows value as 0x0, or if we fail to find > + * a valid efuse register settings, then use default value > + * as 0xB for high nibble that we have already set while > + * configuring phy. > + */ > + val = nvmem_cell_read(qphy->cell, NULL); > + if (IS_ERR(val) || !val[0]) { > + dev_dbg(dev, "failed to read a valid hs-tx trim value, %ld\n", > + PTR_ERR(val)); If val is 0 PTR_ERR(0) will be junk? I guess that's ok for debug print. > + return; > + } > + > + /* Fused TUNE2 value is the higher nibble only */ > + qusb2_setbits(qphy->base + QUSB2PHY_PORT_TUNE2, val[0] << 0x4); > +} -- Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum, a Linux Foundation Collaborative Project