Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S933693AbdCHBha (ORCPT ); Tue, 7 Mar 2017 20:37:30 -0500 Received: from 2.mo2.mail-out.ovh.net ([188.165.53.149]:60113 "EHLO 2.mo2.mail-out.ovh.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S933353AbdCHBh1 (ORCPT ); Tue, 7 Mar 2017 20:37:27 -0500 Subject: Re: [PATCH v3] mtd: spi-nor: add support for GD25Q256 To: Andy Yan , cyrille.pitchen@atmel.com, marek.vasut@gmail.com References: <1487153738-1096-1-git-send-email-andy.yan@rock-chips.com> Cc: boris.brezillon@free-electrons.com, richard@nod.at, linux-kernel@vger.kernel.org, linux-mtd@lists.infradead.org, computersforpeace@gmail.com, dwmw2@infradead.org From: Cyrille Pitchen Message-ID: <75bf48fe-e149-b101-5776-cef16baccda5@wedev4u.fr> Date: Tue, 7 Mar 2017 22:58:40 +0100 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:45.0) Gecko/20100101 Thunderbird/45.7.0 MIME-Version: 1.0 In-Reply-To: <1487153738-1096-1-git-send-email-andy.yan@rock-chips.com> Content-Type: text/plain; charset=windows-1252 Content-Transfer-Encoding: 8bit X-Ovh-Tracer-Id: 3249910081197791077 X-VR-SPAMSTATE: OK X-VR-SPAMSCORE: -100 X-VR-SPAMCAUSE: gggruggvucftvghtrhhoucdtuddrfeelhedrgedvgdduheelucetufdoteggodetrfdotffvucfrrhhofhhilhgvmecuqfggjfdpvefjgfevmfevgfenuceurghilhhouhhtmecufedttdenucesvcftvggtihhpihgvnhhtshculddquddttddm Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Length: 1317 Lines: 48 Hi Andy, Le 15/02/2017 ? 11:15, Andy Yan a ?crit : > GD25Q256 is a 32MiB SPI Nor flash from Gigadevice. > > Signed-off-by: Andy Yan > > --- > > Changes in v3: > - rebase on top of spi-nor tree > - add SPI_NOR_4B_OPCODES flag > > Changes in v2: > - drop one line unnecessary modification > > drivers/mtd/spi-nor/spi-nor.c | 5 +++++ > 1 file changed, 5 insertions(+) > > diff --git a/drivers/mtd/spi-nor/spi-nor.c b/drivers/mtd/spi-nor/spi-nor.c > index 70e52ff..34327ab 100644 > --- a/drivers/mtd/spi-nor/spi-nor.c > +++ b/drivers/mtd/spi-nor/spi-nor.c > @@ -995,6 +995,11 @@ static const struct flash_info spi_nor_ids[] = { > SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ | > SPI_NOR_HAS_LOCK | SPI_NOR_HAS_TB) > }, > + { > + "gd25q256", INFO(0xc84019, 0, 64 * 1024, 512, > + SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ | > + SPI_NOR_4B_OPCODES) > + }, I didn't check in the GD25Q256 datasheet to confirm but I guess we should also add the SPI_NOR_HAS_LOCK and SPI_NOR_HAS_TB info->flags as for all other GigaDevice SPI NOR memories. Could you please check this point? Otherwise, the patch looks good and almost ready to be merged :) Best regards, Cyrille > > /* Intel/Numonyx -- xxxs33b */ > { "160s33b", INFO(0x898911, 0, 64 * 1024, 32, 0) }, >