Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752977AbdCHLmE (ORCPT ); Wed, 8 Mar 2017 06:42:04 -0500 Received: from fllnx209.ext.ti.com ([198.47.19.16]:26991 "EHLO fllnx209.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1752062AbdCHLkN (ORCPT ); Wed, 8 Mar 2017 06:40:13 -0500 Subject: Re: [PATCH v2 08/22] PCI: dwc: designware: Add EP mode support To: Joao Pinto , Bjorn Helgaas , Jingoo Han References: <1487325042-28227-1-git-send-email-kishon@ti.com> <1487325042-28227-9-git-send-email-kishon@ti.com> <45e5288e-d11f-c855-af9b-692a42d878c6@synopsys.com> <58BE42B2.20305@ti.com> <02461be2-268d-485a-2bc4-3b148726d37d@synopsys.com> CC: , , , , , , From: Kishon Vijay Abraham I Message-ID: <58BFEC7D.3090608@ti.com> Date: Wed, 8 Mar 2017 17:05:25 +0530 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:38.0) Gecko/20100101 Thunderbird/38.7.2 MIME-Version: 1.0 In-Reply-To: Content-Type: text/plain; charset="windows-1252" Content-Transfer-Encoding: 7bit Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Length: 580 Lines: 35 Hi, On Wednesday 08 March 2017 05:02 PM, Joao Pinto wrote: > > Hi Kishon, > >>> Can you provide PCIE_GET_ATU_INB_UNR_REG_OFFSET (similar to >>> PCIE_GET_ATU_OUTB_UNR_REG_OFFSET)? >> >> Yes of course, I will send you the definition soon. > > As promissed here is the definition for Inbound: > > +/* register address builder */ > +#define PCIE_GET_ATU_INB_UNR_REG_ADDR(region, register) \ > + ((0x3 << 20) | (region << 9) | \ > + (0x1 << 8) | (register << 2)) Cool, thanks! -Kishon > > Thanks, > Joao > >> >> Thanks, >> Joao >> >>> >>> Thanks >>> Kishon >>> >> >