Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1754236AbdCMUtJ (ORCPT ); Mon, 13 Mar 2017 16:49:09 -0400 Received: from mail-qk0-f177.google.com ([209.85.220.177]:34851 "EHLO mail-qk0-f177.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S932067AbdCMUs5 (ORCPT ); Mon, 13 Mar 2017 16:48:57 -0400 MIME-Version: 1.0 In-Reply-To: <1489174827-6033-5-git-send-email-matthew.gerlach@linux.intel.com> References: <1489174827-6033-1-git-send-email-matthew.gerlach@linux.intel.com> <1489174827-6033-5-git-send-email-matthew.gerlach@linux.intel.com> From: Moritz Fischer Date: Mon, 13 Mar 2017 13:48:55 -0700 Message-ID: Subject: Re: [PATCH v5 4/4] fpga pr ip: Platform driver for Altera Partial Reconfiguration IP. To: matthew.gerlach@linux.intel.com Cc: Alan Tull , linux-fpga@vger.kernel.org, Linux Kernel Mailing List , Devicetree List , Rob Herring , Mark Rutland , Anatolij Gustschin Content-Type: text/plain; charset=UTF-8 Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Length: 4619 Lines: 132 On Fri, Mar 10, 2017 at 11:40 AM, wrote: > From: Matthew Gerlach > > This adds a platform bus driver for a fpga-mgr driver > that uses the Altera Partial Reconfiguration IP component. > > Signed-off-by: Matthew Gerlach Reviewed-by: Moritz Fischer > --- > v5: fix comment as suggested by Rob Herring > v4: v3 patch set mistakenly sent out labeled as v4 > v3: > s/altr,pr-ip/altr,a10-pr-ip/ > s/alt_pr_probe/alt_pr_register/ > s/alt_pr_remove/alt_pr_unregister/ > fix error found by kbuild robot with more precise Kconfig depends > > v2: s/altr,pr-ip-core/altr,pr-ip/ > --- > drivers/fpga/Kconfig | 7 ++++ > drivers/fpga/Makefile | 1 + > drivers/fpga/altera-pr-ip-core-plat.c | 65 +++++++++++++++++++++++++++++++++++ > 3 files changed, 73 insertions(+) > create mode 100644 drivers/fpga/altera-pr-ip-core-plat.c > > diff --git a/drivers/fpga/Kconfig b/drivers/fpga/Kconfig > index a46c173..0c51427 100644 > --- a/drivers/fpga/Kconfig > +++ b/drivers/fpga/Kconfig > @@ -68,6 +68,13 @@ config ALTERA_PR_IP_CORE > help > Core driver support for Altera Partial Reconfiguration IP component > > +config ALTERA_PR_IP_CORE_PLAT > + tristate "Platform support of Altera Partial Reconfiguration IP Core" > + depends on ALTERA_PR_IP_CORE && OF && HAS_IOMEM > + help > + Platform driver support for Altera Partial Reconfiguration IP > + component > + > endif # FPGA > > endmenu > diff --git a/drivers/fpga/Makefile b/drivers/fpga/Makefile > index 82693d2..5b8ae2b 100644 > --- a/drivers/fpga/Makefile > +++ b/drivers/fpga/Makefile > @@ -10,6 +10,7 @@ obj-$(CONFIG_FPGA_MGR_SOCFPGA) += socfpga.o > obj-$(CONFIG_FPGA_MGR_SOCFPGA_A10) += socfpga-a10.o > obj-$(CONFIG_FPGA_MGR_ZYNQ_FPGA) += zynq-fpga.o > obj-$(CONFIG_ALTERA_PR_IP_CORE) += altera-pr-ip-core.o > +obj-$(CONFIG_ALTERA_PR_IP_CORE_PLAT) += altera-pr-ip-core-plat.o > > # FPGA Bridge Drivers > obj-$(CONFIG_FPGA_BRIDGE) += fpga-bridge.o > diff --git a/drivers/fpga/altera-pr-ip-core-plat.c b/drivers/fpga/altera-pr-ip-core-plat.c > new file mode 100644 > index 0000000..cff189a > --- /dev/null > +++ b/drivers/fpga/altera-pr-ip-core-plat.c > @@ -0,0 +1,65 @@ > +/* > + * Driver for Altera Partial Reconfiguration IP Core > + * > + * Copyright (C) 2016-2017 Intel Corporation > + * > + * Based on socfpga-a10.c Copyright (C) 2015-2016 Altera Corporation > + * by Alan Tull > + * > + * This program is free software; you can redistribute it and/or modify it > + * under the terms and conditions of the GNU General Public License, > + * version 2, as published by the Free Software Foundation. > + * > + * This program is distributed in the hope it will be useful, but WITHOUT > + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or > + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for > + * more details. > + * > + * You should have received a copy of the GNU General Public License along with > + * this program. If not, see . > + */ > +#include "altera-pr-ip-core.h" > +#include > +#include > + > +static int alt_pr_platform_probe(struct platform_device *pdev) > +{ > + struct device *dev = &pdev->dev; > + void __iomem *reg_base; > + struct resource *res; > + > + /* First mmio base is for register access */ > + res = platform_get_resource(pdev, IORESOURCE_MEM, 0); > + > + reg_base = devm_ioremap_resource(dev, res); > + > + if (IS_ERR(reg_base)) > + return PTR_ERR(reg_base); > + > + return alt_pr_register(dev, reg_base); > +} > + > +static int alt_pr_platform_remove(struct platform_device *pdev) > +{ > + struct device *dev = &pdev->dev; > + > + return alt_pr_unregister(dev); > +} > + > +static const struct of_device_id alt_pr_of_match[] = { > + { .compatible = "altr,a10-pr-ip", }, > + {}, > +}; > + > +MODULE_DEVICE_TABLE(of, alt_pr_of_match); > + > +static struct platform_driver alt_pr_platform_driver = { > + .probe = alt_pr_platform_probe, > + .remove = alt_pr_platform_remove, > + .driver = { > + .name = "alt_a10_pr_ip", > + .of_match_table = alt_pr_of_match, > + }, > +}; > + > +module_platform_driver(alt_pr_platform_driver); > -- > 2.7.4 > Thanks, Moritz Fischer