Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1754445AbdCPXMA (ORCPT ); Thu, 16 Mar 2017 19:12:00 -0400 Received: from Galois.linutronix.de ([146.0.238.70]:55016 "EHLO Galois.linutronix.de" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1753293AbdCPXL4 (ORCPT ); Thu, 16 Mar 2017 19:11:56 -0400 Message-Id: <20170316215057.452220163@linutronix.de> User-Agent: quilt/0.63-1 Date: Thu, 16 Mar 2017 22:50:09 +0100 From: Thomas Gleixner To: LKML Cc: Bjorn Helgaas , x86@kernel.org, Peter Anvin , Borislav Petkov , Peter Zijlstra , Stephane Eranian , Andi Kleen Subject: [patch 7/7] x86/pci/mmcfg: Switch to ECAM config mode if possible References: <20170316215002.726697858@linutronix.de> MIME-Version: 1.0 Content-Type: text/plain; charset=ISO-8859-15 Content-Disposition: inline; filename=x86-pci-mmcfg--Switch-to-ECAM-config-mode-if-possible.patch Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Length: 4283 Lines: 144 To allow lockless access to the whole PCI configuration space the mmconfig based accessor functions need to be propagated to the pci_root_ops. Unfortunatly this cannot be done before the PCI subsystem initialization happens even if mmconfig access is already available. The reason is that some of the special platform PCI implementations must be able to overrule that setting before further accesses happen. The earliest possible point is after x86_init.pci.init() has been run. This is at a point in the boot process where nothing actually uses the PCI devices so the accessor function pointers can be updated lockless w/o risk. The switch to full ECAM mode depends on the availability of mmconfig and unchanged default accessors. Signed-off-by: Thomas Gleixner --- arch/x86/include/asm/pci_x86.h | 15 +++++++-------- arch/x86/pci/common.c | 16 ++++++++++++++++ arch/x86/pci/legacy.c | 1 + arch/x86/pci/mmconfig-shared.c | 30 ++++++++++++++++++++++++++++++ 4 files changed, 54 insertions(+), 8 deletions(-) --- a/arch/x86/include/asm/pci_x86.h +++ b/arch/x86/include/asm/pci_x86.h @@ -46,20 +46,14 @@ enum pci_bf_sort_state { pci_dmi_bf, }; -/* pci-i386.c */ - void pcibios_resource_survey(void); void pcibios_set_cache_line_size(void); -/* pci-pc.c */ - extern int pcibios_last_bus; extern struct pci_ops pci_root_ops; void pcibios_scan_specific_bus(int busn); -/* pci-irq.c */ - struct irq_info { u8 bus, devfn; /* Bus, device and function */ struct { @@ -120,11 +114,10 @@ extern void __init dmi_check_skip_isa_al extern int __init pci_acpi_init(void); extern void __init pcibios_irq_init(void); extern int __init pcibios_init(void); +extern void __init pcibios_select_ops(void); extern int pci_legacy_init(void); extern void pcibios_fixup_irqs(void); -/* pci-mmconfig.c */ - /* "PCI MMCONFIG %04x [bus %02x-%02x]" */ #define PCI_MMCFG_RESOURCE_NAME_LEN (22 + 4 + 2 + 2) @@ -139,6 +132,12 @@ struct pci_mmcfg_region { char name[PCI_MMCFG_RESOURCE_NAME_LEN]; }; +#ifdef CONFIG_PCI_MMCONFIG +extern void __init pci_mmcfg_select_ops(void); +#else +static inline void pci_mmcfg_select_ops(void) { } +#endif + extern int __init pci_mmcfg_arch_init(void); extern void __init pci_mmcfg_arch_free(void); extern int pci_mmcfg_arch_map(struct pci_mmcfg_region *cfg); --- a/arch/x86/pci/common.c +++ b/arch/x86/pci/common.c @@ -157,6 +157,22 @@ static void pcibios_fixup_device_resourc } /* + * Called after the last possible modification to raw_pci_[ext_]ops. + * + * Verify that root_pci_ops have not been overwritten by any implementation + * of x86_init.pci.arch_init() and x86_init.pci.init(). + * + * If not, let the mmconfig code decide whether the ops can be switched + * over to the ECAM accessor functions. + */ +void __init pcibios_select_ops(void) +{ + if (pci_root_ops.read != pci_read || pci_root_ops.write != pci_write) + return; + pci_mmcfg_select_ops(); +} + +/* * Called after each bus is probed, but before its children * are examined. */ --- a/arch/x86/pci/legacy.c +++ b/arch/x86/pci/legacy.c @@ -65,6 +65,7 @@ static int __init pci_subsys_init(void) } } + pcibios_select_ops(); pcibios_fixup_peer_bridges(); x86_init.pci.init_irq(); pcibios_init(); --- a/arch/x86/pci/mmconfig-shared.c +++ b/arch/x86/pci/mmconfig-shared.c @@ -822,3 +822,33 @@ int pci_mmconfig_delete(u16 seg, u8 star return -ENOENT; } + +static int pci_ecam_read(struct pci_bus *bus, unsigned int devfn, int reg, + int size, u32 *value) +{ + return pci_mmcfg_read(pci_domain_nr(bus), bus->number, devfn, reg, + size, value); +} + +static int pci_ecam_write(struct pci_bus *bus, unsigned int devfn, int reg, + int size, u32 value) +{ + return pci_mmcfg_write(pci_domain_nr(bus), bus->number, devfn, reg, + size, value); +} + +void __init pci_mmcfg_select_ops(void) +{ + if (raw_pci_ext_ops != &pci_mmcfg) + return; + + /* + * The pointer to root_pci_ops has been handed in to ACPI already + * and is already set in the busses. + * + * Switch the functions over to ECAM for all config space accesses. + */ + pci_root_ops.read = pci_ecam_read; + pci_root_ops.write = pci_ecam_write; + pr_info("PCI: Switch to ECAM configuration mode\n"); +}