Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1947359AbdDYMRJ (ORCPT ); Tue, 25 Apr 2017 08:17:09 -0400 Received: from mx1.redhat.com ([209.132.183.28]:49200 "EHLO mx1.redhat.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1429385AbdDYMQ6 (ORCPT ); Tue, 25 Apr 2017 08:16:58 -0400 DMARC-Filter: OpenDMARC Filter v1.3.2 mx1.redhat.com A77BC19CF25 Authentication-Results: ext-mx05.extmail.prod.ext.phx2.redhat.com; dmarc=none (p=none dis=none) header.from=redhat.com Authentication-Results: ext-mx05.extmail.prod.ext.phx2.redhat.com; spf=pass smtp.mailfrom=dvlasenk@redhat.com DKIM-Filter: OpenDKIM Filter v2.11.0 mx1.redhat.com A77BC19CF25 Subject: Re: [PATCH] x86, msr: Better document AMD "tweak MSRs", rename MSR_F15H_IC_CFG To: Borislav Petkov References: <20170425114541.8267-1-dvlasenk@redhat.com> <20170425115948.6hekn2xklodjil7e@pd.tnic> Cc: Ingo Molnar , Andy Lutomirski , Brian Gerst , Peter Zijlstra , "H. Peter Anvin" , x86@kernel.org, linux-kernel@vger.kernel.org From: Denys Vlasenko Message-ID: <785f402c-a830-1d23-545e-289fb14a84a8@redhat.com> Date: Tue, 25 Apr 2017 14:16:55 +0200 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:45.0) Gecko/20100101 Thunderbird/45.5.1 MIME-Version: 1.0 In-Reply-To: <20170425115948.6hekn2xklodjil7e@pd.tnic> Content-Type: text/plain; charset=utf-8; format=flowed Content-Transfer-Encoding: 7bit X-Greylist: Sender IP whitelisted, not delayed by milter-greylist-4.5.16 (mx1.redhat.com [10.5.110.29]); Tue, 25 Apr 2017 12:16:57 +0000 (UTC) Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Length: 968 Lines: 26 On 04/25/2017 01:59 PM, Borislav Petkov wrote: > On Tue, Apr 25, 2017 at 01:45:41PM +0200, Denys Vlasenko wrote: >> Before this patch, we have a define for MSR 0xc0011021: MSR_F15H_IC_CFG. >> But it exists starting from K8, so it's not really a Fam15h MSR only. >> >> Lat's call it MSR_AMD64_IC_CFG. > > Except that we name only those MSRs with "AMD64" which are > architectural. See "Appendix A MSR Cross-Reference" in APM vol 2. Yes, APM vol 2 has none of c001_1xxx MSRs. However, all IBS registers are in this range. DRi_ADDR_MASK are in this range - and these are very useful, likely to stay. In the arch/x86/include/asm/msr-index.h file we already have three "tweak" MSRs defined with "AMD64": #define MSR_AMD64_LS_CFG 0xc0011020 #define MSR_AMD64_DC_CFG 0xc0011022 #define MSR_AMD64_BU_CFG2 0xc001102a I just noticed that we have a fourth one in arch/x86/kernel/cpu/amd.c: #define MSR_AMD64_DE_CFG 0xC0011029