Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751428AbdFEPNH (ORCPT ); Mon, 5 Jun 2017 11:13:07 -0400 Received: from mail.kernel.org ([198.145.29.99]:47688 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751162AbdFEPNG (ORCPT ); Mon, 5 Jun 2017 11:13:06 -0400 DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 5A7CD23A17 Authentication-Results: mail.kernel.org; dmarc=none (p=none dis=none) header.from=kernel.org Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=atull@kernel.org MIME-Version: 1.0 In-Reply-To: <8253d3ad7de8ba991de9f23fd68b8f9502c1ffe0.1496434383.git.stillcompiling@gmail.com> References: <20170525172911.11467-1-stillcompiling@gmail.com> <684ea151ba9aa2c6555a299daf56552ddc11f596.1496434383.git.stillcompiling@gmail.com> <8253d3ad7de8ba991de9f23fd68b8f9502c1ffe0.1496434383.git.stillcompiling@gmail.com> From: Alan Tull Date: Mon, 5 Jun 2017 10:12:14 -0500 X-Gmail-Original-Message-ID: Message-ID: Subject: Re: [PATCH v12 4/6] ARM: dts: imx6q-evi: support altera-ps-spi To: Joshua Clayton Cc: Moritz Fischer , Anatolij Gustschin , Bastian Stender , Shawn Guo , Rob Herring , Mark Rutland , Sascha Hauer , Fabio Estevam , Russell King , linux-fpga@vger.kernel.org, "devicetree@vger.kernel.org" , linux-kernel , "linux-arm-kernel@lists.infradead.org" Content-Type: text/plain; charset="UTF-8" Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Length: 1547 Lines: 49 On Fri, Jun 2, 2017 at 3:30 PM, Joshua Clayton wrote: > Add support for Altera FPGA connected to an spi port > to the evi devicetree file > > Signed-off-by: Joshua Clayton Signed-off-by: Alan Tull > --- > arch/arm/boot/dts/imx6q-evi.dts | 16 ++++++++++++++++ > 1 file changed, 16 insertions(+) > > diff --git a/arch/arm/boot/dts/imx6q-evi.dts b/arch/arm/boot/dts/imx6q-evi.dts > index 24fe093a66db..59aebbc95671 100644 > --- a/arch/arm/boot/dts/imx6q-evi.dts > +++ b/arch/arm/boot/dts/imx6q-evi.dts > @@ -82,6 +82,15 @@ > pinctrl-names = "default"; > pinctrl-0 = <&pinctrl_ecspi1 &pinctrl_ecspi1cs>; > status = "okay"; > + > + fpga: fpga@0 { > + compatible = "altr,fpga-passive-serial"; > + spi-max-frequency = <20000000>; > + reg = <0>; > + pinctrl-0 = <&pinctrl_fpgaspi>; > + nconfig-gpios = <&gpio4 9 GPIO_ACTIVE_LOW>; > + nstat-gpios = <&gpio4 11 GPIO_ACTIVE_LOW>; > + }; > }; > > &ecspi3 { > @@ -313,6 +322,13 @@ > >; > }; > > + pinctrl_fpgaspi: fpgaspigrp { > + fsl,pins = < > + MX6QDL_PAD_KEY_ROW1__GPIO4_IO09 0x1b0b0 > + MX6QDL_PAD_KEY_ROW2__GPIO4_IO11 0x1b0b0 > + >; > + }; > + > pinctrl_gpminand: gpminandgrp { > fsl,pins = < > MX6QDL_PAD_NANDF_CLE__NAND_CLE 0xb0b1 > -- > 2.11.0 >