Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752711AbdGMXfc (ORCPT ); Thu, 13 Jul 2017 19:35:32 -0400 Received: from gloria.sntech.de ([95.129.55.99]:40148 "EHLO gloria.sntech.de" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751216AbdGMXfa (ORCPT ); Thu, 13 Jul 2017 19:35:30 -0400 From: Heiko Stuebner To: Jacob Chen Cc: linux-rockchip@lists.infradead.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, kever.yang@rock-chips.com, mark.yao@rock-chips.com, wxt@rock-chips.com, Yakir Yang Subject: Re: [PATCH 1/5] arm64: dts: rockchip: Add rk3399 vop and display-subsystem Date: Fri, 14 Jul 2017 01:34:53 +0200 Message-ID: <4655605.dLm3uFpe8F@phil> User-Agent: KMail/5.2.3 (Linux/4.9.0-2-amd64; KDE/5.28.0; x86_64; ; ) In-Reply-To: <1499875435-23944-2-git-send-email-jacob-chen@iotwrt.com> References: <1499875435-23944-1-git-send-email-jacob-chen@iotwrt.com> <1499875435-23944-2-git-send-email-jacob-chen@iotwrt.com> MIME-Version: 1.0 Content-Transfer-Encoding: 7Bit Content-Type: text/plain; charset="us-ascii" Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Length: 1750 Lines: 47 Hi Jacob, Am Donnerstag, 13. Juli 2017, 00:03:51 CEST schrieb Jacob Chen: > Add devicetree nodes for rk3399 VOP (Video Output Processors), and the > top level display-subsystem root node. > > Later patches add endpoints (eDP, HDMI, MIPI, etc) that attach to the > VOPs' output ports. > > Signed-off-by: Mark Yao > Signed-off-by: Yakir Yang > Signed-off-by: Caesar Wang > Signed-off-by: Jacob Chen > --- > arch/arm64/boot/dts/rockchip/rk3399.dtsi | 65 ++++++++++++++++++++++++++++++++ > 1 file changed, 65 insertions(+) > > diff --git a/arch/arm64/boot/dts/rockchip/rk3399.dtsi b/arch/arm64/boot/dts/rockchip/rk3399.dtsi > index e795135..300e500 100644 > --- a/arch/arm64/boot/dts/rockchip/rk3399.dtsi > +++ b/arch/arm64/boot/dts/rockchip/rk3399.dtsi > @@ -1455,6 +1455,71 @@ > status = "disabled"; > }; > > + vopl: vop@ff8f0000 { > + compatible = "rockchip,rk3399-vop-lit"; > + reg = <0x0 0xff8f0000 0x0 0x1ffc>, <0x0 0xff8f2000 0x0 0x400>; What is this second memory region doing? It looks like this is the meant to cover VOP_GAMMA_LUT_ADDR, but can't you just map the whole area? ChromeOS seems to be doing fine using the whole area as <0x0 0xff8f0000 0x0 0x3efc> and I've also not seen any code changes actually mapping/using this second area. > + interrupts = ; > + clocks = <&cru ACLK_VOP1>, <&cru DCLK_VOP1>, <&cru HCLK_VOP1>, <&cru DCLK_VOP1_DIV>; > + clock-names = "aclk_vop", "dclk_vop", "hclk_vop", "dclk_source"; While I know that this is based on my idea on handling the hdmi pll-rate requirements, I haven't found the matching code- and dt-binding-changes posted to a list yet. Heiko