Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752143AbdHDUE0 (ORCPT ); Fri, 4 Aug 2017 16:04:26 -0400 Received: from mail-cys01nam02on0079.outbound.protection.outlook.com ([104.47.37.79]:42526 "EHLO NAM02-CY1-obe.outbound.protection.outlook.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1751318AbdHDUEH (ORCPT ); Fri, 4 Aug 2017 16:04:07 -0400 Authentication-Results: spf=none (sender IP is ) smtp.mailfrom=alex.g@adaptrum.com; From: Alexandru Gagniuc To: vgupta@synopsys.com Cc: linux-snps-arc@lists.infradead.org, linux-kernel@vger.kernel.org, robh+dt@kernel.org, Alexandru Gagniuc Subject: [PATCH v2 2/2] ARC: DTS: Add device-tree for Anarion-based development board Date: Fri, 4 Aug 2017 13:03:53 -0700 Message-Id: <20170804200353.15653-2-alex.g@adaptrum.com> X-Mailer: git-send-email 2.9.3 In-Reply-To: <20170804200353.15653-1-alex.g@adaptrum.com> References: <20170728220707.13960-3-alex.g@adaptrum.com> <20170804200353.15653-1-alex.g@adaptrum.com> MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [198.0.218.81] X-ClientProxiedBy: DM5PR21CA0007.namprd21.prod.outlook.com (10.173.176.145) To CY4PR04MB0838.namprd04.prod.outlook.com (10.172.138.15) X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: b3cbca73-daef-4e32-df56-08d4db73f51a X-Microsoft-Antispam: UriScan:;BCL:0;PCL:0;RULEID:(300000500095)(300135000095)(300000501095)(300135300095)(22001)(300000502095)(300135100095)(2017030254152)(2017082002075)(300000503095)(300135400095)(201703131423075)(201702281549075)(300000504095)(300135200095)(300000505095)(300135600095)(300000506095)(300135500095);SRVR:CY4PR04MB0838; X-Microsoft-Exchange-Diagnostics: 1;CY4PR04MB0838;3:pGVntZoqbtwDmfM/GYfMoXoKwCLo+sFogu5xRPLsB/QPiBtasRQe/BLlHUmTPQCxzszBCZrtYpKray41Yb0F6LTBVm7wVTGcaTjVVov+BWJJ+5AG8zqYGTFzHiY1UkdLUelMfqVhUE3vuhj1h0ZE1fIkbOOCOFjP5lqR68FUiLzjFdWMGpzWyaT2M2pM/vcdd1KMEGph/7F7xFknUsyFsSC0ZL2V7/3/geDWBE9rKDpvXlnoKSf7GyAF/Jn3y8Fx;25:ca3UFZqzsE3+GyUUi2JauFfB1hgKfa0VCGyUfcm0a7ELGE9z+/AmgTWn/hsj654GFoFhRMIeRA53umI/3SAv2X56FchyKJ9RCdaqwzwoXNSRuMsP0T9X2NLc8O4GgtGCReg/Hajfe3IeluJ/CTFWswUwrC6SmOtqlzbeakW1JX4+qPjfzzUwMDj9O19jjiJe337CnqjyNq6G4yUDiaOwNWY4w/0RyIdMedW7MXl7oyfqp90RGXINuqf5cwaK4me5PxoWcblUayfdTIsEMr7qdSNSyh4DNIUWYxfxnyZtnI5TAHDTNtJmGrmMNrB1fOLmwHvrL2Szgr2dp7C0VkjJSQ==;31:ba9ZwHc0NznmPKWf5geJhEwvjtGIukH2Hz4VUCiQPyaSyfukzxmw6OIQoNPa338//rnRo+fwI9hqzJrEmfEAp223S4cqSM/ho9vuG7yjFj0eeyPsPbsBI8zaJJdOYKtCsFcR4utLtz2DtYUCbCiR4O/mVInSqCYUr1I4WLe8cGOIggrsOikv414uxbduCaAonpHMFefcrl4BrsuSZlphiwzWQxkvCQsLkQF2lJtoFtw= X-MS-TrafficTypeDiagnostic: CY4PR04MB0838: X-Exchange-Antispam-Report-Test: UriScan:; X-Microsoft-Antispam-PRVS: X-Exchange-Antispam-Report-CFA-Test: BCL:0;PCL:0;RULEID:(100000700101)(100105000095)(100000701101)(100105300095)(100000702101)(100105100095)(6040450)(601004)(2401047)(5005006)(8121501046)(100000703101)(100105400095)(3002001)(10201501046)(93006095)(93001095)(6041248)(201703131423075)(201702281528075)(201703061421075)(201703061406153)(2016111802025)(20161123562025)(20161123555025)(20161123564025)(20161123558100)(20161123560025)(6043046)(6072148)(100000704101)(100105200095)(100000705101)(100105500095);SRVR:CY4PR04MB0838;BCL:0;PCL:0;RULEID:(100000800101)(100110000095)(100000801101)(100110300095)(100000802101)(100110100095)(100000803101)(100110400095)(100000804101)(100110200095)(100000805101)(100110500095);SRVR:CY4PR04MB0838; X-Microsoft-Exchange-Diagnostics: 1;CY4PR04MB0838;4:+dd3KBIUTEKNfbl6PZ7HUsgaP97BliGVMISQGYGqxK+lDENjDlwoFQcWhITUfD+DqdglrdmkBYL3vuccBdrvBk6nnXBPXp5ipHXG7inmYnVcVIzeKKVkpFMOTayQM6IpRohUwmlaHMItNn+jqscPpeiIiNOmqoZqeL9FQ91N0WpUj7tUYHNKvO7J0lZd0HXGl4rnd8AbdJZdfigPD6fIRobX1Q8+EkLMmMfZxkHKOF4d2rJFbbIDbJ6yHldkv5K8 X-Forefront-PRVS: 0389EDA07F X-Forefront-Antispam-Report: SFV:NSPM;SFS:(10009020)(7370300001)(4630300001)(6009001)(39410400002)(39450400003)(39830400002)(39400400002)(189002)(199003)(478600001)(68736007)(50466002)(48376002)(97736004)(7350300001)(189998001)(25786009)(33646002)(53936002)(66066001)(6506006)(6116002)(2361001)(47776003)(5660300001)(4326008)(3846002)(2351001)(1076002)(6512007)(69596002)(110136004)(305945005)(107886003)(7736002)(50986999)(38730400002)(6666003)(36756003)(106356001)(76176999)(5003940100001)(50226002)(8676002)(21086003)(81156014)(81166006)(2906002)(42186005)(105586002)(101416001)(6486002)(6916009)(2950100002)(86362001);DIR:OUT;SFP:1101;SCL:1;SRVR:CY4PR04MB0838;H:dev2.lan;FPR:;SPF:None;PTR:InfoNoRecords;MX:1;A:1;LANG:en; X-Microsoft-Exchange-Diagnostics: =?us-ascii?Q?1;CY4PR04MB0838;23:mW7HuvrsAbMGorrIeam4TkPrctqICUNOGdXyV0Slw?= =?us-ascii?Q?t3LH///WxyIM21mzY0+VLtiJezs8njgdI4htHPHnwvjqnvSHGlieG53TMBLt?= =?us-ascii?Q?Pk0ZhhygdEACzbqx+qeD4Fr+zd314bwQO63L5z033/KsrnINideeucZ5wiTL?= =?us-ascii?Q?w20tp9Y8msXVaUira1gIQU0x2PjjAdIzHman6qml/EEal5KfL0ppDKRlw/xL?= =?us-ascii?Q?IEzN+fvPsCpL977pUHeMKUufrpaYrIDKWc8IsW2HndXTdHZTwD4x/wpP+HjE?= =?us-ascii?Q?E/JXUF8AKBltGGPu67Vnvptd9uroTuezjnxa6Nh3P8OupIY8n2UoNGSLQihC?= =?us-ascii?Q?ETTOwrPErXlMyL9Hnhr0ZHVYWy1jlkUhqzknPW97P400Sm8wg6Va/iR4pK7R?= =?us-ascii?Q?r25ySP5IqYcAfNJdXPTitSTRTLYGVCHsNUngY6AKndJXfivIUvYZ6NgcOX/S?= =?us-ascii?Q?pDoqtHeixPAGSVVGPHl7NF895uOCuIxum5DkIigZNny+oo5cZ3VIV0Y1W62F?= =?us-ascii?Q?0QNAri0OEUKvSGnNkbBIdLldBNSPxmSiO7DjSQ3600CRTM92W4cn29rN0o2c?= =?us-ascii?Q?14PqA0Wq0EFAQSPIC+hPxQNNEodEhKYrq1jUmLpcZDhGPFzny9pZNlItJCbB?= =?us-ascii?Q?oEiFGvLcX4kwSSr9n2V6y4xOrjopzECeDOz2aw+zzv9S+AhfSswc2dsPtrEw?= =?us-ascii?Q?O01+mBBsNIdOSK/NkN2uoxCKQ9o6GVMZDUQ+7XAukUeIS47VbrkYnqEdDrNh?= =?us-ascii?Q?IEh3z4rkD5E9L+bcKF2ReedVxkEMQxJl5SRxCqch/Kpwqcv5KRbUSXHyn4Ne?= =?us-ascii?Q?NebpczzBMx34Hbyq7ohze4a1mqYw+l+jCFilfy/Oh4hfYe252vglSUCd/JYQ?= =?us-ascii?Q?Qy4OVeCsS+3wHg3RK+Lk33DWthMP5QEZMgrSOhMT7SlXAuMqw+vicAk1Y1EQ?= =?us-ascii?Q?Xr2xonej+ELPXG4gLXSqrpJBZpW8EMa9hGhdrkAhQ4nAs5EMMiM1iGZKrQXM?= =?us-ascii?Q?AmCpNEWaP8NCExl6IDJ2NBzOPyVrD8ZiPB5xvLbVjrJvQy/5yWgImk/M7onz?= =?us-ascii?Q?HfH4UWLRY34CS7MUD3oV87x/hZFKnlVLogVtyDIz/DH0hUfBcZ1lZGj8TdkX?= =?us-ascii?Q?7BtQ6O4XhZlb0g4xdZ2G+ec4UupnnEj7y7RC+ewGGCI7XjM2d3atTuKvHXAc?= =?us-ascii?Q?kMV8j6OFbXmSjK9bE3u92Fvl6uL7r/TEkp4liitMTSI5/X2oGluihnjRrWxk?= =?us-ascii?Q?MU4E9maKPk7+KqHqsQTVv+yPxifuR5IkCzsf8Klh4HeLjSYIR2yC2NipANR/?= =?us-ascii?Q?H/XVpB8RqMDwBOonjLzAxfFqx1fZv/QOuRzaqmpXp9M?= X-Microsoft-Exchange-Diagnostics: 1;CY4PR04MB0838;6:TAln6BJkWkX163IHBzKz+/ZkRGZ6XMnVkHbaFf0P2CMOjcYRwGFNhBZ8Gb5TyVQCE5zmxxhL2ihugNOq45LMtv/nGHi8AyT4w5mjvYay9bDu0WdMOjwrz7UnJwluDeQv92fIjR/bLKWZ3a8bIEWwq87mubCVn5MRUKlVTNSuuXjR9jBdPUR3Pj8pBwwnTDkISWcy52j3x82C6k8gZonoMRcNHL2i/y/cZ77/ac0FSAOCNrIWamp3tCfG8IMupyvs3AbfSe46LIl211XuTiAkdxWpMQGgbnNFP/5ykGVnQuPM+er00wWorTRXijbYJeV5fz4Fmi1d8e+7VnKJb6GbkA==;5:HL2JMRSe3gygr2m/3Zi/L7hlrTRE0Kj94X6GDU2vYkZgKJ6AYfUYCHo/V5N/LVUr7OzJ3/eyT6aF33r/ySU0L9Y9lV71CFRH+Ymb+12P2UGqt0a6M2XB9NQk3JeAeuPkTNSDK7q7/viMotvLsPTvSw==;24:aHLIsEpDWMyq2HFwlr+I5Ss4tH7DaaEweOZD+14Ai4RgMi9pib4SWhtt1GxqED0agi3oKdKZDSeaPaNEPbip3wBkh8qIEFwZ5UIzxudZCTg=;7:vMum/1sBKFAoc7Z7A9OnaktK/CF4FoVNX0epdBQBdasqFpWPqhaxNsd2qszwFofeGl15BpV/NOx71xHCt8wrxUDQxlxWVibFYb0jpiNgJ3DNoTo52/AOYLVdasKo7ebEvbjuoeWtvbdB8oUlrexaka/39jrXfsAyhHhBaK9BnIxx8tYSf8JfGa1FFlGf8DteQ2jjULK3cP1Ampw7woVp7pgHzVqk0LAMulK8Arqg59s= SpamDiagnosticOutput: 1:99 SpamDiagnosticMetadata: NSPM X-OriginatorOrg: adaptrum.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 04 Aug 2017 20:04:03.8796 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-Transport-CrossTenantHeadersStamped: CY4PR04MB0838 Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Length: 4199 Lines: 182 Signed-off-by: Alexandru Gagniuc --- Changes since v1: * Updated CPU core clock to 24 MHz to match HW changes. arch/arc/boot/dts/adaptrum_anarion.dtsi | 108 ++++++++++++++++++++++++++++ arch/arc/boot/dts/adaptrum_anarion_fpga.dts | 49 +++++++++++++ 2 files changed, 157 insertions(+) create mode 100644 arch/arc/boot/dts/adaptrum_anarion.dtsi create mode 100644 arch/arc/boot/dts/adaptrum_anarion_fpga.dts diff --git a/arch/arc/boot/dts/adaptrum_anarion.dtsi b/arch/arc/boot/dts/adaptrum_anarion.dtsi new file mode 100644 index 0000000..31ed204 --- /dev/null +++ b/arch/arc/boot/dts/adaptrum_anarion.dtsi @@ -0,0 +1,108 @@ +/* + * (C) Copyright 2017 Adaptrum, Inc. + * Written by Alexandru Gagniuc for Adaptrum, Inc. + * Licensed under the GPLv2 or (at your option) any later version + */ + +/* This skeleton is based on the ARC700 CPU */ +#include "skeleton.dtsi" + +/ { + compatible = "adaptrum,anarion"; + #address-cells = <1>; + #size-cells = <1>; + + soc { + compatible = "simple-bus"; + device_type = "soc"; + #address-cells = <1>; + #size-cells = <1>; + ranges; + interrupt-parent = <&core_intc>; + + core_intc: interrupt-controller { + compatible = "snps,arc700-intc"; + interrupt-controller; + #interrupt-cells = <1>; + }; + + uart0: serial@f2202100 { + compatible = "ns16550"; + reg = <0xf2202100 0x20>; + interrupts = <8>; + reg-shift = <2>; + reg-io-width = <4>; + clock-frequency = <192000000>; + status = "disabled"; + }; + + uart1: serial@f2202200 { + compatible = "snps,dw-apb-uart"; + reg = <0xf2202200 0x20>; + interrupts = <8>; + reg-shift = <2>; + reg-io-width = <4>; + clock-frequency = <192000000>; + status = "disabled"; + }; + + uart2: serial@f2202300 { + compatible = "snps,dw-apb-uart"; + reg = <0xf2202300 0x20>; + interrupts = <8>; + reg-shift = <2>; + reg-io-width = <4>; + clock-frequency = <192000000>; + status = "disabled"; + }; + + uart3: serial@f2202400 { + compatible = "snps,dw-apb-uart"; + reg = <0xf2202400 0x20>; + interrupts = <8>; + reg-shift = <2>; + reg-io-width = <4>; + clock-frequency = <192000000>; + status = "disabled"; + }; + + qspi: qspi@f200f000 { + compatible = "adaptrum,anarion-qspi"; + reg = <0xf200f000 0x1000>, + <0x20000000 0x08000000>; + + interrupts = <10>; + status = "disabled"; + }; + + gmac0: ethernet@f2010000 { + compatible = "adaptrum,anarion-gmac", "snps,dwmac"; + reg = <0xf2010000 0x4000>; + + interrupt-parent = <&core_intc>; + interrupts = <20>; + interrupt-names = "macirq"; + + clocks = <&core_clk>; + clock-names = "stmmaceth"; + + snps,pbl = <32>; + status = "disabled"; + }; + + gmac1: ethernet@f2014000 { + compatible = "adaptrum,anarion-gmac", "snps,dwmac"; + reg = <0xf2014000 0x4000>, <0xf2018100 8>; + + interrupt-parent = <&core_intc>; + interrupts = <21>; + interrupt-names = "macirq"; + + clocks = <&core_clk>; + clock-names = "stmmaceth"; + + snps,pbl = <32>; + status = "disabled"; + }; + }; +}; diff --git a/arch/arc/boot/dts/adaptrum_anarion_fpga.dts b/arch/arc/boot/dts/adaptrum_anarion_fpga.dts new file mode 100644 index 0000000..02b838f --- /dev/null +++ b/arch/arc/boot/dts/adaptrum_anarion_fpga.dts @@ -0,0 +1,49 @@ +/* + * (C) Copyright 2017 Adaptrum, Inc. + * Written by Alexandru Gagniuc for Adaptrum, Inc. + * Licensed under the GPLv2 or (at your option) any later version + */ + +/dts-v1/; + +#include "adaptrum_anarion.dtsi" + +/ { + model = "adaptrum,anarion"; + compatible = "adaptrum,anarion"; + + chosen { + bootargs = "earlycon console=ttyS0,115200n8"; + stdout-path = "serial0:115200n8"; + }; + + aliases { + serial0 = &uart0; + }; + + core_clk: core_clk { + #clock-cells = <0>; + compatible = "fixed-clock"; + clock-frequency = <24000000>; + }; +}; + +&uart0 { + status = "okay"; +}; + +&qspi { + status = "okay"; + flash0: w25q128fvn@0 { + #address-cells = <1>; + #size-cells = <1>; + compatible = "winbond,w25q128", "jedec,spi-nor"; + spi-max-frequency = <70000000>; + m25p,fast-read; + }; +}; + +&gmac1 { + phy-mode = "rgmii"; + status = "okay"; +}; -- 2.9.3