Return-Path: <linux-kernel-owner@vger.kernel.org>
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1751962AbdHLA5b (ORCPT <rfc822;w@1wt.eu>);
        Fri, 11 Aug 2017 20:57:31 -0400
Received: from mailgw02.mediatek.com ([210.61.82.184]:4344 "EHLO
        mailgw02.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org
        with ESMTP id S1751487AbdHLA53 (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Fri, 11 Aug 2017 20:57:29 -0400
Message-ID: <1502499441.31707.6.camel@mtkswgap22>
Subject: Re: [PATCH] PCI: mediatek: add msi support for mt2712 and mt7622
From: Ryder Lee <ryder.lee@mediatek.com>
To: <honghui.zhang@mediatek.com>
CC: <bhelgaas@google.com>, <matthias.bgg@gmail.com>,
        <linux-arm-kernel@lists.infradead.org>,
        <linux-mediatek@lists.infradead.org>, <linux-pci@vger.kernel.org>,
        <linux-kernel@vger.kernel.org>, <devicetree@vger.kernel.org>,
        <yingjoe.chen@mediatek.com>, <eddie.huang@mediatek.com>,
        <hongkun.cao@mediatek.com>, <youlin.pei@mediatek.com>,
        <yong.wu@mediatek.com>, <yt.shen@mediatek.com>,
        <sean.wang@mediatek.com>, <xinping.qian@mediatek.com>
Date: Sat, 12 Aug 2017 08:57:21 +0800
In-Reply-To: <1502454469-29230-1-git-send-email-honghui.zhang@mediatek.com>
References: <1502454469-29230-1-git-send-email-honghui.zhang@mediatek.com>
Content-Type: text/plain; charset="UTF-8"
X-Mailer: Evolution 3.2.3-0ubuntu6 
Content-Transfer-Encoding: 7bit
MIME-Version: 1.0
X-MTK: N
Sender: linux-kernel-owner@vger.kernel.org
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
Content-Length: 1119
Lines: 42

Hi Honghui,

On Fri, 2017-08-11 at 20:27 +0800, honghui.zhang@mediatek.com wrote:
...
> +static void mtk_pcie_enable_msi(struct mtk_pcie_port *port)
> +{
> +	u32 val;
> +
> +	val = lower_32_bits((u64)(port->base + PCIE_MSI_VECTOR));
> +	writel(val, port->base + PCIE_IMSI_ADDR);
> +
> +	val = readl(port->base + PCIE_INT_MASK);
> +	val &= ~MSI_MASK;
> +	writel(val, port->base + PCIE_INT_MASK);
> +}
> +
>  static int mtk_pcie_intx_map(struct irq_domain *domain, unsigned int irq,
>  			     irq_hw_number_t hwirq)
>  {
> @@ -460,6 +574,18 @@ static int mtk_pcie_init_irq_domain(struct mtk_pcie_port *port,
>  		return PTR_ERR(port->irq_domain);
>  	}
>  
> +	/* Setup MSI */
> +	if (IS_ENABLED(CONFIG_PCI_MSI)) {
> +		port->msi_domain = irq_domain_add_linear(node, MTK_MSI_IRQS_NUM,
> +							 &msi_domain_ops,
> +							 &mtk_pcie_msi_chip);
> +		if (!port->msi_domain) {
> +			dev_err(dev, "Failed to get a MSI IRQ domain\n");
> +			return PTR_ERR(port->msi_domain);

Just return -ENOMEM. PTR_ERR(NULL) will cause a static checker warning.

> +		}
> +		mtk_pcie_enable_msi(port);
> +	}
> +
>  	return 0;
>  }

Ryder