Return-Path: <linux-kernel-owner@vger.kernel.org>
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1753513AbdHUCYm (ORCPT <rfc822;w@1wt.eu>);
        Sun, 20 Aug 2017 22:24:42 -0400
Received: from mail-io0-f196.google.com ([209.85.223.196]:33705 "EHLO
        mail-io0-f196.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1753467AbdHUCYk (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Sun, 20 Aug 2017 22:24:40 -0400
MIME-Version: 1.0
In-Reply-To: <lsq.1503062000.223402560@decadent.org.uk>
References: <lsq.1503061998.818387115@decadent.org.uk> <lsq.1503062000.223402560@decadent.org.uk>
From: Huacai Chen <chenhc@lemote.com>
Date: Mon, 21 Aug 2017 10:24:39 +0800
X-Google-Sender-Auth: FJyDWwaD_PozqNezZBj6uNtSYrM
Message-ID: <CAAhV-H5r8Mv8YjBBBooXc4zmaZkNq9MHBpxtTZ4V-YozC8w4xQ@mail.gmail.com>
Subject: Re: [PATCH 3.16 032/134] MIPS: Loongson-3: Select MIPS_L1_CACHE_SHIFT_6
To: Ben Hutchings <ben@decadent.org.uk>
Cc: "linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>,
        stable <stable@vger.kernel.org>, akpm@linux-foundation.org,
        Fuxin Zhang <zhangfx@lemote.com>,
        "Steven J . Hill" <Steven.Hill@caviumnetworks.com>,
        Ralf Baechle <ralf@linux-mips.org>, Zhangjin Wu <wuzhangjin@gmail.com>,
        Linux MIPS Mailing List <linux-mips@linux-mips.org>,
        John Crispin <john@phrozen.org>
Content-Type: text/plain; charset="UTF-8"
Sender: linux-kernel-owner@vger.kernel.org
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
Content-Length: 1377
Lines: 42

3.16 doesn't need this, because 3.16 doesn't support Loongson-3 R2/R3.

Huacai

On Fri, Aug 18, 2017 at 9:13 PM, Ben Hutchings <ben@decadent.org.uk> wrote:
> 3.16.47-rc1 review patch.  If anyone has any objections, please let me know.
>
> ------------------
>
> From: Huacai Chen <chenhc@lemote.com>
>
> commit 17c99d9421695a0e0de18bf1e7091d859e20ec1d upstream.
>
> Some newer Loongson-3 have 64 bytes cache lines, so select
> MIPS_L1_CACHE_SHIFT_6.
>
> Signed-off-by: Huacai Chen <chenhc@lemote.com>
> Cc: John Crispin <john@phrozen.org>
> Cc: Steven J . Hill <Steven.Hill@caviumnetworks.com>
> Cc: Fuxin Zhang <zhangfx@lemote.com>
> Cc: Zhangjin Wu <wuzhangjin@gmail.com>
> Cc: linux-mips@linux-mips.org
> Patchwork: https://patchwork.linux-mips.org/patch/15755/
> Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
> [bwh: Backported to 3.16: adjust context]
> Signed-off-by: Ben Hutchings <ben@decadent.org.uk>
> ---
>  arch/mips/Kconfig | 1 +
>  1 file changed, 1 insertion(+)
>
> --- a/arch/mips/Kconfig
> +++ b/arch/mips/Kconfig
> @@ -1193,6 +1193,7 @@ config CPU_LOONGSON3
>         select CPU_SUPPORTS_HUGEPAGES
>         select WEAK_ORDERING
>         select WEAK_REORDERING_BEYOND_LLSC
> +       select MIPS_L1_CACHE_SHIFT_6
>         help
>                 The Loongson 3 processor implements the MIPS64R2 instruction
>                 set with many extensions.
>
>