From: "A.s. Dong" <aisheng.dong@nxp.com>
To: "A.s. Dong" <aisheng.dong@nxp.com>,
        "linux-clk@vger.kernel.org" <linux-clk@vger.kernel.org>,
        Stephen Boyd <sboyd@codeaurora.org>
CC: "linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>,
        "linux-arm-kernel@lists.infradead.org" 
        <linux-arm-kernel@lists.infradead.org>,
        "mturquette@baylibre.com" <mturquette@baylibre.com>,
        "dongas86@gmail.com" <dongas86@gmail.com>,
        "shawnguo@kernel.org" <shawnguo@kernel.org>,
        Anson Huang <anson.huang@nxp.com>, Jacky Bai <ping.bai@nxp.com>
Subject: RE: [PATCH V2 00/10] clk: add imx7ulp clk support
Thread-Topic: [PATCH V2 00/10] clk: add imx7ulp clk support
Thread-Index: AQHS+83NWQVyDNLuf0yAGnXwSm7qdqJlfgFwgC3YPdA=
Date: Thu, 24 Aug 2017 07:05:12 +0000
Message-ID: <AM3PR04MB3063B98A5B78C3F9791A553809A0@AM3PR04MB306.eurprd04.prod.outlook.com>
References: <1499946435-7177-1-git-send-email-aisheng.dong@nxp.com> 
Accept-Language: zh-CN, en-US
Content-Language: en-US
spamdiagnosticoutput: 1:99
spamdiagnosticmetadata: NSPM
Content-Type: text/plain; charset="us-ascii"
MIME-Version: 1.0
X-MS-Exchange-CrossTenant-originalarrivaltime: 24 Aug 2017 07:05:13.2216
 (UTC)
X-MS-Exchange-CrossTenant-fromentityheader: Hosted
X-MS-Exchange-CrossTenant-id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635
X-MS-Exchange-Transport-CrossTenantHeadersStamped: AM3PR04MB0680
Sender: linux-kernel-owner@vger.kernel.org
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
Content-Transfer-Encoding: 8bit
X-MIME-Autoconverted: from quoted-printable to 8bit by nfs id v7O75OFX014602
Content-Length: 4321
Lines: 103

> -----Original Message-----
> From: A.s. Dong
> Sent: Wednesday, July 26, 2017 10:57 AM
> To: A.s. Dong; linux-clk@vger.kernel.org
> Cc: linux-kernel@vger.kernel.org; linux-arm-kernel@lists.infradead.org;
> sboyd@codeaurora.org; mturquette@baylibre.com; dongas86@gmail.com;
> shawnguo@kernel.org; Anson Huang; Jacky Bai
> Subject: RE: [PATCH V2 00/10] clk: add imx7ulp clk support
> 
> Ping...
> 

Gently ping again...

Hi Stephen,

This has been more there without comments for more than one month.

Would you help review when you're available later?

Regards
Dong Aisheng
 
> > -----Original Message-----
> > From: Dong Aisheng [mailto:aisheng.dong@nxp.com]
> > Sent: Thursday, July 13, 2017 7:47 PM
> > To: linux-clk@vger.kernel.org
> > Cc: linux-kernel@vger.kernel.org;
> > linux-arm-kernel@lists.infradead.org;
> > sboyd@codeaurora.org; mturquette@baylibre.com; A.s. Dong;
> > dongas86@gmail.com; shawnguo@kernel.org; Anson Huang; Jacky Bai
> > Subject: [PATCH V2 00/10] clk: add imx7ulp clk support
> >
> > This patch series intends to add imx7ulp clk support.
> >
> > i.MX7ULP Clock functions are under joint control of the System Clock
> > Generation (SCG) modules, Peripheral Clock Control (PCC) modules, and
> > Core Mode Controller (CMC)1 blocks
> >
> > The clocking scheme provides clear separation between M4 domain and A7
> > domain. Except for a few clock sources shared between two domains,
> > such as the System Oscillator clock, the Slow IRC (SIRC), and and the
> > Fast IRC clock (FIRCLK), clock sources and clock management are
> > separated and contained within each domain.
> >
> > M4 clock management consists of SCG0, PCC0, PCC1, and CMC0 modules.
> > A7 clock management consists of SCG1, PCC2, PCC3, and CMC1 modules.
> >
> > Note: this series only adds A7 clock domain support as M4 clock domain
> > will be handled by M4 seperately.
> >
> > Change Log:
> > v1->v2:
> >  * add enable/disable for the type of CLK_DIVIDER_ZERO_GATE dividers
> >  * use clk_hw apis to register clocks
> >  * use of_clk_add_hw_provider
> >  * split the clocks register process into two parts: early part for
> > possible
> >    timers clocks registered by CLK_OF_DECLARE_DRIVER and the later
> > part for
> >    the left normal peripheral clocks registered by a platform driver.
> >
> > Dong Aisheng (10):
> >   clk: clk-divider: add CLK_DIVIDER_ZERO_GATE clk support
> >   clk: reparent orphans after critical clocks enabled
> >   clk: fractional-divider: add CLK_FRAC_DIVIDER_ZERO_BASED flag support
> >   clk: imx: add pllv4 support
> >   clk: imx: add pfdv2 support
> >   clk: imx: add composite clk support
> >   dt-bindings: clock: add imx7ulp clock binding doc
> >   clk: imx: make mux parent strings const
> >   clk: imx: implement new clk_hw based APIs
> >   clk: imx: add imx7ulp clk driver
> >
> >  .../devicetree/bindings/clock/imx7ulp-clock.txt    |  62 ++++++
> >  drivers/clk/clk-divider.c                          | 100 ++++++++-
> >  drivers/clk/clk-fractional-divider.c               |  10 +
> >  drivers/clk/clk.c                                  |  39 ++--
> >  drivers/clk/imx/Makefile                           |   6 +-
> >  drivers/clk/imx/clk-busy.c                         |   2 +-
> >  drivers/clk/imx/clk-composite.c                    |  90 ++++++++
> >  drivers/clk/imx/clk-fixup-mux.c                    |   2 +-
> >  drivers/clk/imx/clk-imx7ulp.c                      | 245
> > +++++++++++++++++++++
> >  drivers/clk/imx/clk-pfdv2.c                        | 207
> > +++++++++++++++++
> >  drivers/clk/imx/clk-pllv4.c                        | 188
> ++++++++++++++++
> >  drivers/clk/imx/clk.c                              |  22 ++
> >  drivers/clk/imx/clk.h                              |  92 +++++++-
> >  include/dt-bindings/clock/imx7ulp-clock.h          | 108 +++++++++
> >  include/linux/clk-provider.h                       |  17 ++
> >  15 files changed, 1159 insertions(+), 31 deletions(-)  create mode
> > 100644 Documentation/devicetree/bindings/clock/imx7ulp-clock.txt
> >  create mode 100644 drivers/clk/imx/clk-composite.c  create mode
> > 100644 drivers/clk/imx/clk-imx7ulp.c  create mode 100644
> > drivers/clk/imx/clk- pfdv2.c  create mode 100644
> > drivers/clk/imx/clk-pllv4.c  create mode
> > 100644 include/dt-bindings/clock/imx7ulp-clock.h
> >
> > --
> > 2.7.4