Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1753790AbdH2MZi (ORCPT ); Tue, 29 Aug 2017 08:25:38 -0400 Received: from fllnx210.ext.ti.com ([198.47.19.17]:25876 "EHLO fllnx210.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751358AbdH2MZg (ORCPT ); Tue, 29 Aug 2017 08:25:36 -0400 Subject: Re: [PATCH net-next v3 02/13] phy: add the mvebu cp110 comphy driver To: Antoine Tenart References: <20170828145725.2539-1-antoine.tenart@free-electrons.com> <20170828145725.2539-3-antoine.tenart@free-electrons.com> <50072fdd-d370-8518-a9f4-73e121114e67@ti.com> <20170829112340.GB31552@kwain> CC: , , , , , , , , , , , , From: Kishon Vijay Abraham I Message-ID: Date: Tue, 29 Aug 2017 17:55:06 +0530 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:45.0) Gecko/20100101 Thunderbird/45.7.0 MIME-Version: 1.0 In-Reply-To: <20170829112340.GB31552@kwain> Content-Type: text/plain; charset="windows-1252" Content-Transfer-Encoding: 7bit X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Length: 1766 Lines: 52 Hi, On Tuesday 29 August 2017 04:53 PM, Antoine Tenart wrote: > Hi Kishon, > > On Tue, Aug 29, 2017 at 04:34:17PM +0530, Kishon Vijay Abraham I wrote: >> On Monday 28 August 2017 08:27 PM, Antoine Tenart wrote: >>> >>> +config PHY_MVEBU_CP110_COMPHY >>> + tristate "Marvell CP110 comphy driver" >>> + depends on ARCH_MVEBU && OF >> >> (ARCH_MVEBU || COMPILE_TEST) above.. > > Sure, I'll update. > >>> +static const struct mvebu_comhy_conf mvebu_comphy_cp110_modes[] = { >>> + /* lane 0 */ >>> + MVEBU_COMPHY_CONF(0, 1, PHY_MODE_SGMII, 0x1), >>> + /* lane 1 */ >>> + MVEBU_COMPHY_CONF(1, 2, PHY_MODE_SGMII, 0x1), >>> + /* lane 2 */ >>> + MVEBU_COMPHY_CONF(2, 0, PHY_MODE_SGMII, 0x1), >>> + MVEBU_COMPHY_CONF(2, 0, PHY_MODE_10GKR, 0x1), >>> + /* lane 3 */ >>> + MVEBU_COMPHY_CONF(3, 1, PHY_MODE_SGMII, 0x2), >>> + /* lane 4 */ >>> + MVEBU_COMPHY_CONF(4, 0, PHY_MODE_SGMII, 0x2), >>> + MVEBU_COMPHY_CONF(4, 0, PHY_MODE_10GKR, 0x2), >>> + MVEBU_COMPHY_CONF(4, 1, PHY_MODE_SGMII, 0x1), >>> + /* lane 5 */ >>> + MVEBU_COMPHY_CONF(5, 2, PHY_MODE_SGMII, 0x1), >>> +}; >> >> IMHO all the lane and mode configuration should come from dt. That would make >> it more reusable when comphy is configured differently. > > These connexions between engines and the comphy lanes are inside the > SoC. They won't change for a given SoC, and the actual configuration is > at the board level to know what is connected to the output of a given > lane, which is already described into the dt (the lane phandle). > > So I think we can keep this inside the driver, and we'll had other > tables if the same comphy is ever used in another SoC. > > What do you think? I'd like to avoid adding tables for every SoC. These are configuration details and can come from dt. Thanks Kishon