Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752486AbdLDVRM (ORCPT ); Mon, 4 Dec 2017 16:17:12 -0500 Received: from mail-oi0-f67.google.com ([209.85.218.67]:43989 "EHLO mail-oi0-f67.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751823AbdLDVRH (ORCPT ); Mon, 4 Dec 2017 16:17:07 -0500 X-Google-Smtp-Source: AGs4zMakn/uio+9r6xWHcsvzRRVsuj3W6LojnGFS3ol3acj0uvPxYC2glNBaP5EUXRmzkztcygCTkQ== Date: Mon, 4 Dec 2017 15:17:05 -0600 From: Rob Herring To: Geert Uytterhoeven Cc: Ivo Sieben , Arnd Bergmann , Greg Kroah-Hartman , Mark Rutland , Chris Wright , Wolfram Sang , "devicetree@vger.kernel.org" , "linux-kernel@vger.kernel.org" Subject: Re: [PATCH 1/3] eeprom: at25: Add DT support for EEPROMs with odd address bits Message-ID: <20171204211705.543xjzvttbrt65pm@rob-hp-laptop> References: <1512048586-17534-1-git-send-email-geert+renesas@glider.be> <1512048586-17534-2-git-send-email-geert+renesas@glider.be> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: User-Agent: NeoMutt/20170609 (1.8.3) Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Length: 1347 Lines: 33 On Mon, Dec 04, 2017 at 10:17:47AM +0100, Geert Uytterhoeven wrote: > On Thu, Nov 30, 2017 at 2:29 PM, Geert Uytterhoeven > wrote: > > Certain EEPROMS have a size that is larger than the number of address > > bytes would allow, and store the MSB of the address in bit 3 of the > > instruction byte. > > > > This can be described in platform data using EE_INSTR_BIT3_IS_ADDR, or > > in DT using the obsolete legacy "at25,addr-mode" property. > > But currently there exists no non-deprecated way to describe this in DT. > > > > Hence extend the existing "address-width" DT property to allow > > specifying 9, 17, or 25 address bits, and enable support for that in the > > driver. > > > > Signed-off-by: Geert Uytterhoeven > > --- > > EEPROMs using 9 address bits are common (e.g. M95040, 25AA040/25LC040). > > Do EEPROMs using 17 or 25 address bits, as mentioned in > > include/linux/spi/eeprom.h, really exist? > > Or should we just limit it to a single odd value (9 bits)? > > At least for the real Atmel parts, only the AT25040 part uses odd (8 + > 1 bit) addressing. Seems like we should have a specific compatible for it. > AT25M01 uses 3-byte addressing (it needs 17 bits). Do you need to know it is 17-bit vs. 24-bits? I'm guessing not as the unused bits are probably don't care. Rob