From: Dhaval Rajeshbhai Shah <DSHAH@xilinx.com>
To: "'Greg KH'" <gregkh@linuxfoundation.org>
CC: "arnd@arndb.de" <arnd@arndb.de>,
        "linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>,
        "michal.simek@xilinx.com" <michal.simek@xilinx.com>,
        Hyun Kwon <hyunk@xilinx.com>
Subject: RE: [PATCH] [linux][master][v1] misc: Add Xilinx ZYNQMP VCU
 logicoreIP init driver
Thread-Topic: [PATCH] [linux][master][v1] misc: Add Xilinx ZYNQMP VCU
 logicoreIP init driver
Thread-Index: AQHTbb/vvsNWt82zs0iPUUhWqjiWdqM0vs4AgAERK+CAACPbAIAADbdQ
Date: Wed, 6 Dec 2017 09:05:51 +0000
Message-ID: <BY2PR0201MB18791F4BB190F52A100AB94EC1320@BY2PR0201MB1879.namprd02.prod.outlook.com>
References: <1512474212-12803-1-git-send-email-dshah@xilinx.com>
 <20171205133002.GB13746@kroah.com>
 <BY2PR0201MB18791CC7DF99F50CCF0DC904C1320@BY2PR0201MB1879.namprd02.prod.outlook.com>
 <20171206075604.GA920@kroah.com>
In-Reply-To: <20171206075604.GA920@kroah.com>
Accept-Language: en-US
Content-Language: en-US
spamdiagnosticoutput: 1:99
spamdiagnosticmetadata: NSPM
Content-Type: text/plain; charset="us-ascii"
MIME-Version: 1.0
X-MS-Exchange-CrossTenant-Network-Message-Id: ed78e6c7-fc83-43a4-6043-08d53c888cc3
X-MS-Exchange-CrossTenant-originalarrivaltime: 06 Dec 2017 09:05:51.6376
 (UTC)
X-MS-Exchange-CrossTenant-fromentityheader: Hosted
X-MS-Exchange-CrossTenant-id: 657af505-d5df-48d0-8300-c31994686c5c
X-MS-Exchange-Transport-CrossTenantHeadersStamped: BN3PR0201MB0993
Sender: linux-kernel-owner@vger.kernel.org
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
Content-Transfer-Encoding: 8bit
X-MIME-Autoconverted: from quoted-printable to 8bit by nfs id vB69663f030449
Content-Length: 2116
Lines: 56


> -----Original Message-----
> From: 'Greg KH' [mailto:gregkh@linuxfoundation.org]
> Sent: Tuesday, December 05, 2017 11:56 PM
> To: Dhaval Rajeshbhai Shah <DSHAH@xilinx.com>
> Cc: arnd@arndb.de; linux-kernel@vger.kernel.org; michal.simek@xilinx.com;
> Hyun Kwon <hyunk@xilinx.com>
> Subject: Re: [PATCH] [linux][master][v1] misc: Add Xilinx ZYNQMP VCU
> logicoreIP init driver
> 
> On Wed, Dec 06, 2017 at 06:01:37AM +0000, Dhaval Rajeshbhai Shah wrote:
> > Hi Greg k-h,
> >
> > Thanks a lot for the review.
> >
> > Replies inline.
> 
> As they should be, perhaps you need a better email client :)
> 
> >
> > > +config XILINX_VCU
> > > +       tristate "Xilinx VCU Init"
> > > +       default n
> >
> > That's always the default, no need for this.
> > [Dhaval ] : I will remove that.
> 
> This style of replying is very odd, please use the normal format in the future.
I have updated that in this reply.
> 
> > > +       help
> > > +          Driver for the Xilinx VCU Init based on the logicoreIP.
> >
> > You need a lot more help text here to explain what this driver is, what it is
> for, and who would need it.
> > [Dhaval ] : I will provide more help text to provide more help on driver.
> >
> > Also, why is this a misc driver?
> > [Dhaval ] :  this driver is for the logicoreIP which is created to support the
> Processing system and Programmable logic isolation and to provide the clock
> related information. So this is not a VCU driver and but just a intermediate
> driver which supports logicoreIP. That's why no subsystem for this.
> 
> Then you need to explain this a lot better, posting a random driver for
> submission that is expected to be used by another one isn't ok.
> Post the whole patch series please, we do not add infrastructure to the
> kernel that is not used right then.
Can I remove the export api and header file and make this driver generic for the logicoreIP? No other driver will depend on that. This will help us to remove the isolation between the Programmable system and Programmable logic by configuring the logicoreIp register set.

Thanks 
Dhaval
> 
> thanks,
> 
> greg k-h