Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1760182AbdLSIJX (ORCPT ); Tue, 19 Dec 2017 03:09:23 -0500 Received: from mail-wr0-f193.google.com ([209.85.128.193]:44395 "EHLO mail-wr0-f193.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1760019AbdLSIHz (ORCPT ); Tue, 19 Dec 2017 03:07:55 -0500 X-Google-Smtp-Source: ACJfBouuiyoKOhO70AHkbPShS4f3iDeK3LvYhbHMj+gxFHUSdAsfkCLiKIKQNwx2kYsbo2+AxnZF5g== From: Philipp Rossak To: mchehab@kernel.org, robh+dt@kernel.org, mark.rutland@arm.com, maxime.ripard@free-electrons.com, wens@csie.org, linux@armlinux.org.uk, sean@mess.org, p.zabel@pengutronix.de, andi.shyti@samsung.com Cc: linux-media@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-sunxi@googlegroups.com Subject: [PATCH v3 3/6] arm: dts: sun8i: a83t: Add the cir pin for the A83T Date: Tue, 19 Dec 2017 09:07:44 +0100 Message-Id: <20171219080747.4507-4-embed3d@gmail.com> X-Mailer: git-send-email 2.11.0 In-Reply-To: <20171219080747.4507-1-embed3d@gmail.com> References: <20171219080747.4507-1-embed3d@gmail.com> Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Content-Length: 633 Lines: 25 The CIR Pin of the A83T is located at PL12. Signed-off-by: Philipp Rossak --- arch/arm/boot/dts/sun8i-a83t.dtsi | 5 +++++ 1 file changed, 5 insertions(+) diff --git a/arch/arm/boot/dts/sun8i-a83t.dtsi b/arch/arm/boot/dts/sun8i-a83t.dtsi index de5119a2a91c..06e96db7c41a 100644 --- a/arch/arm/boot/dts/sun8i-a83t.dtsi +++ b/arch/arm/boot/dts/sun8i-a83t.dtsi @@ -617,6 +617,11 @@ interrupt-controller; #interrupt-cells = <3>; + cir_pins: cir-pins@0 { + pins = "PL12"; + function = "s_cir_rx"; + }; + r_rsb_pins: r-rsb-pins { pins = "PL0", "PL1"; function = "s_rsb"; -- 2.11.0