Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752036AbeACJam (ORCPT + 1 other); Wed, 3 Jan 2018 04:30:42 -0500 Received: from lelnx193.ext.ti.com ([198.47.27.77]:21952 "EHLO lelnx193.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751434AbeACJaj (ORCPT ); Wed, 3 Jan 2018 04:30:39 -0500 Subject: Re: [PATCH V6] mmc:host:sdhci-pci:Addition of Arasan PCI Controller with integrated phy. To: Atul Garg , , , , , , CC: References: <1514938282-3794-1-git-send-email-agarg@arasan.com> From: Sekhar Nori Message-ID: Date: Wed, 3 Jan 2018 15:00:33 +0530 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:52.0) Gecko/20100101 Thunderbird/52.4.0 MIME-Version: 1.0 In-Reply-To: <1514938282-3794-1-git-send-email-agarg@arasan.com> Content-Type: text/plain; charset="utf-8" Content-Language: en-US Content-Transfer-Encoding: 7bit X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Return-Path: On Wednesday 03 January 2018 05:41 AM, Atul Garg wrote: > The Arasan Controller is based on a FPGA platform and has integrated phy > with specific registers used during initialization and > management of different modes. The phy and the controller are integrated > and registers are very specific to Arasan. > > Arasan being an IP provider, licenses these IPs to various companies for > integration of IP in custom SOCs. The custom SOCs define own register > map depending on how bits are tied inside the SOC for phy registers, > depending on SOC memory plan and hence will require own platform drivers. > > If more details on phy registers are required, an interface document is > hosted at https: //arasandotcom/NF/eMMC5.1 PHY Programming in Linux.pdf. Please fix this link (no space after : and arasan.com instead of arasandotcom etc). > > Signed-off-by: Atul Garg Apart from the comments given by Adrian, looks good to me. Reviewed-by: Sekhar Nori Regards, Sekhar