Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1756577AbeAIM4W (ORCPT <rfc822;ralf@linux-mips.org> + 1 other);
        Tue, 9 Jan 2018 07:56:22 -0500
Received: from mail-wm0-f68.google.com ([74.125.82.68]:33546 "EHLO
        mail-wm0-f68.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1756552AbeAIM4V (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Tue, 9 Jan 2018 07:56:21 -0500
X-Google-Smtp-Source: ACJfBotG9VYc4zHCYOackf7/+iKYKJ/AGcbC2YI7JhTIAiB7oBK8LtI/V/jok5pTi0xvpL/2dek45EZeay4HLCpHFI8=
MIME-Version: 1.0
In-Reply-To: <1515432758-26440-8-git-send-email-will.deacon@arm.com>
References: <1515432758-26440-1-git-send-email-will.deacon@arm.com> <1515432758-26440-8-git-send-email-will.deacon@arm.com>
From: Philippe Ombredanne <pombredanne@nexb.com>
Date: Tue, 9 Jan 2018 13:55:39 +0100
Message-ID: <CAOFm3uGsF31SBNy7E6OnDY-cZcnERS=3W9Qgp08twiePp_0ixg@mail.gmail.com>
Subject: Re: [PATCH v3 07/13] arm64: Add skeleton to harden the branch
 predictor against aliasing attacks
To: Will Deacon <will.deacon@arm.com>
Cc: "moderated list:ARM/FREESCALE IMX / MXC ARM ARCHITECTURE" 
        <linux-arm-kernel@lists.infradead.org>,
        Catalin Marinas <catalin.marinas@arm.com>,
        ard.biesheuvel@linaro.org, marc.zyngier@arm.com,
        Lorenzo Pieralisi <lorenzo.pieralisi@arm.com>,
        Christoffer Dall <christoffer.dall@linaro.org>,
        LKML <linux-kernel@vger.kernel.org>, shankerd@codeaurora.org,
        jnair@caviumnetworks.com
Content-Type: text/plain; charset="UTF-8"
Sender: linux-kernel-owner@vger.kernel.org
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
Return-Path: <linux-kernel-owner@vger.kernel.org>

Dear Will,

On Mon, Jan 8, 2018 at 6:32 PM, Will Deacon <will.deacon@arm.com> wrote:
> Aliasing attacks against CPU branch predictors can allow an attacker to
> redirect speculative control flow on some CPUs and potentially divulge
> information from one context to another.
>
> This patch adds initial skeleton code behind a new Kconfig option to
> enable implementation-specific mitigations against these attacks for
> CPUs that are affected.
>
> Signed-off-by: Marc Zyngier <marc.zyngier@arm.com>
> Signed-off-by: Will Deacon <will.deacon@arm.com>

<snip>


> --- /dev/null
> +++ b/arch/arm64/kernel/bpi.S
> @@ -0,0 +1,55 @@
> +/*
> + * Contains CPU specific branch predictor invalidation sequences
> + *
> + * Copyright (C) 2018 ARM Ltd.
> + *
> + * This program is free software; you can redistribute it and/or modify
> + * it under the terms of the GNU General Public License version 2 as
> + * published by the Free Software Foundation.
> + *
> + * This program is distributed in the hope that it will be useful,
> + * but WITHOUT ANY WARRANTY; without even the implied warranty of
> + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
> + * GNU General Public License for more details.
> + *
> + * You should have received a copy of the GNU General Public License
> + * along with this program.  If not, see <http://www.gnu.org/licenses/>.
> + */

Could you consider using the new SDPX tags [1] instead of this long legalese?
Thanks!

[1] https://lkml.org/lkml/2017/12/28/323
-- 
Cordially
Philippe Ombredanne