Received: by 10.223.148.5 with SMTP id 5csp7759445wrq; Thu, 18 Jan 2018 09:07:17 -0800 (PST) X-Google-Smtp-Source: ACJfBosPqXHEhm088fUURhvwAJI3Q3e7TVKjGHnNapvk4yR5/TGlitz2sxJ1Fcwg7kfunNveAASw X-Received: by 10.98.26.151 with SMTP id a145mr43351935pfa.206.1516295237728; Thu, 18 Jan 2018 09:07:17 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1516295237; cv=none; d=google.com; s=arc-20160816; b=PFE0KazPOjB3tZkt7E6CFXCsWOir8jnY/s4upXKl8EKjD1JoxU56iOq1V+Sx8FSwNE YADAIgOJDKwOz95UbAK5Mw0Rl991OdfKqCK6zWFUTjWBtj2IjsYgUfWQq8X8a8npxltv eQO6fFhxn+VS1J9Sm4iNrQ0aDOc5ERHSer0wJyXeK7dlFG4unqj3RdHm01fAI4Uf0eef DkxVpYEgulI6uVqyWGyS8xm/tFBjeb5e1YWqic6Hu9SjMhCQoEWBMk+6VsqTE/lFCwfK l0+TpzX2okI1hjjNivKafP4gyrqWAApRET1Z/m82HFxCbgEf2CrfZ74+V/QJypVPRNR7 1E7Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-disposition:mime-version:references:message-id:subject:cc :to:from:date:arc-authentication-results; bh=0Wx1LZDHQWErdvcZdaPv/cE1iy3kmlsydYFNhrXSOck=; b=Q7yrhRciuugBPCVERBuwGgdQWAy/ugyNaQ4oYp35CeaCdinZP2SVwShEA08CjEOGcs CLzDveB7Apa3ZnaZTN1IuKWOMZxppXOU4YWX7ZTX/Qb25yLS11qgfmOfAytTG2Sq1qiB u+vAEL44csRGjMOg1d4vQWXYw1aNROd0YjwW5fmFgt0Am+fPQayyRVqQLHBNXCQ6JpXV /w9k7NvFunNhqvTXDtyJ4+7XrLwcuaiAPicOKqzEDd+QX5N+nxzNcnoC3HxFEok7mMPi W8nH8xeGY/P3QJf47DQI4/VxEUs6QxpcWQd5aiNm00zok01Ux973qIAKGx9BOcQMoFPJ E51A== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id g83si7291759pfk.234.2018.01.18.09.07.03; Thu, 18 Jan 2018 09:07:17 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1754961AbeARRFp (ORCPT + 99 others); Thu, 18 Jan 2018 12:05:45 -0500 Received: from usa-sjc-mx-foss1.foss.arm.com ([217.140.101.70]:58562 "EHLO foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1750841AbeARRFm (ORCPT ); Thu, 18 Jan 2018 12:05:42 -0500 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.72.51.249]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id E4DFD1529; Thu, 18 Jan 2018 09:05:41 -0800 (PST) Received: from edgewater-inn.cambridge.arm.com (usa-sjc-imap-foss1.foss.arm.com [10.72.51.249]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPA id B3EFD3F557; Thu, 18 Jan 2018 09:05:41 -0800 (PST) Received: by edgewater-inn.cambridge.arm.com (Postfix, from userid 1000) id EBAC61AE01D8; Thu, 18 Jan 2018 17:05:47 +0000 (GMT) Date: Thu, 18 Jan 2018 17:05:47 +0000 From: Will Deacon To: Dan Williams Cc: Linus Torvalds , Linux Kernel Mailing List , Mark Rutland , kernel-hardening@lists.openwall.com, Peter Zijlstra , Alan Cox , Alexei Starovoitov , Solomon Peachy , "H. Peter Anvin" , Christian Lamparter , Elena Reshetova , linux-arch@vger.kernel.org, Andi Kleen , "James E.J. Bottomley" , Linux SCSI List , Jonathan Corbet , the arch/x86 maintainers , Russell King , Ingo Molnar , Catalin Marinas , Alexey Kuznetsov , Linux Media Mailing List , Tom Lendacky , Kees Cook , Jan Kara , Al Viro , qla2xxx-upstream@qlogic.com, Thomas Gleixner , Mauro Carvalho Chehab , Kalle Valo , Alan Cox , "Martin K. Petersen" , Hideaki YOSHIFUJI , Greg KH , Linux Wireless List , "Eric W. Biederman" , Network Development , Andrew Morton , "David S. Miller" , Laurent Pinchart Subject: Re: [PATCH v2 00/19] prevent bounds-check bypass via speculative execution Message-ID: <20180118170547.GF12394@arm.com> References: <151571798296.27429.7166552848688034184.stgit@dwillia2-desk3.amr.corp.intel.com> <20180118131837.GA20783@arm.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: User-Agent: Mutt/1.5.23 (2014-03-12) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Thu, Jan 18, 2018 at 08:58:08AM -0800, Dan Williams wrote: > On Thu, Jan 18, 2018 at 5:18 AM, Will Deacon wrote: > > On Thu, Jan 11, 2018 at 05:41:08PM -0800, Dan Williams wrote: > >> On Thu, Jan 11, 2018 at 5:19 PM, Linus Torvalds > >> wrote: > >> > On Thu, Jan 11, 2018 at 4:46 PM, Dan Williams wrote: > >> >> > >> >> This series incorporates Mark Rutland's latest ARM changes and adds > >> >> the x86 specific implementation of 'ifence_array_ptr'. That ifence > >> >> based approach is provided as an opt-in fallback, but the default > >> >> mitigation, '__array_ptr', uses a 'mask' approach that removes > >> >> conditional branches instructions, and otherwise aims to redirect > >> >> speculation to use a NULL pointer rather than a user controlled value. > >> > > >> > Do you have any performance numbers and perhaps example code > >> > generation? Is this noticeable? Are there any microbenchmarks showing > >> > the difference between lfence use and the masking model? > >> > >> I don't have performance numbers, but here's a sample code generation > >> from __fcheck_files, where the 'and; lea; and' sequence is portion of > >> array_ptr() after the mask generation with 'sbb'. > >> > >> fdp = array_ptr(fdt->fd, fd, fdt->max_fds); > >> 8e7: 8b 02 mov (%rdx),%eax > >> 8e9: 48 39 c7 cmp %rax,%rdi > >> 8ec: 48 19 c9 sbb %rcx,%rcx > >> 8ef: 48 8b 42 08 mov 0x8(%rdx),%rax > >> 8f3: 48 89 fe mov %rdi,%rsi > >> 8f6: 48 21 ce and %rcx,%rsi > >> 8f9: 48 8d 04 f0 lea (%rax,%rsi,8),%rax > >> 8fd: 48 21 c8 and %rcx,%rax > >> > >> > >> > Having both seems good for testing, but wouldn't we want to pick one in the end? > >> > >> I was thinking we'd keep it as a 'just in case' sort of thing, at > >> least until the 'probably safe' assumption of the 'mask' approach has > >> more time to settle out. > > > > From the arm64 side, the only concern I have (and this actually applies to > > our CSDB sequence as well) is the calculation of the array size by the > > caller. As Linus mentioned at the end of [1], if the determination of the > > size argument is based on a conditional branch, then masking doesn't help > > because you bound within the wrong range under speculation. > > > > We ran into this when trying to use masking to protect our uaccess routines > > where the conditional bound is either KERNEL_DS or USER_DS. It's possible > > that a prior conditional set_fs(KERNEL_DS) could defeat the masking and so > > we'd need to throw some heavy barriers in set_fs to make it robust. > > At least in the conditional mask case near set_fs() usage the approach > we are taking is to use a barrier. I.e. the following guidance from > Linus: > > "Basically, the rule is trivial: find all 'stac' users, and use address > masking if those users already integrate the limit check, and lfence > they don't." > > ...which translates to narrow the pointer for get_user() and use a > barrier for __get_user(). Great, that matches my thinking re set_fs but I'm still worried about finding all the places where the bound is conditional for other users of the macro. Then again, finding the places that need this macro in the first place is tough enough so perhaps analysing the bound calculation doesn't make it much worse. Will