Received: by 10.223.176.46 with SMTP id f43csp118623wra; Fri, 19 Jan 2018 14:46:03 -0800 (PST) X-Google-Smtp-Source: AH8x225j8XUvZakrTcMw+Bb/ZSMeLiaX04LhYGvlOil/s9Bx3yw1qpIizIvRl9f29/BIXa7yOjtA X-Received: by 10.101.82.1 with SMTP id o1mr16745pgp.259.1516401963758; Fri, 19 Jan 2018 14:46:03 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1516401963; cv=none; d=google.com; s=arc-20160816; b=tY95V9lx7Q6/7soZ+0271j6LILuV3hV+xNofgJtQVIZphr19qmQ2czS5luC13s2aro aZFRgz1gcI391J46UklWRFVMVL/8vzix52sv6vOVcHfuNz2ZB+ysDLsmND8xZzXJoWG7 zW0QMalwNfn8F2S1iYOzZQmnsjivnlf+MEHWAWvNnqwchF7L/cjHpc3EbIPyZ2uOn8dG T+WnFCpFcBdncT6qczqQa7xZRMaSQ3uUQnp9vlUJcieqzndER4/lwfyEkxa06auxxP3e 23kcSZrQ39xTHGt9QQybFyENplFV2AH4ZwTl1UY1nVNp1B1+uzucM2Q89MI/RvY5J4Dz cw/Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-disposition:mime-version:references:message-id:subject:cc :to:from:date:arc-authentication-results; bh=cBPO7FKdphuZ++MJICmPifwDGvkWhnKfamnh1cSVHSs=; b=phRCrQMzNrMK0efF853AQrc5rZOagU5YoYSWnZ6AXa1zrLRjFhlABXXciMcIg3lhCR stbIqB59M+R/0p0bdJzbpZpovmhtmCKKz4rjFykllHFdwo8HFRP4FmXCKFsEuR5Ylw3k FufHPPAZELTkTnoxiP0iIQmzfvaMFUEyPBmmvZZoAKm7vgMrLsMJkJCpM6hTFZzp+eba T4dVOWSuccIt9ABBdjmEPckfk+WAEH49j60PqC1pij3H69iWalJhraXiexPG1NXPpY67 0Nx8GpuT20X+Dmw/+1oxKuBv0W9Ucbw6PRPnD+/oVLA1jTu9tvWQNRa+cLt+VLotUg0d pyMg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id a61-v6si1151986plc.593.2018.01.19.14.45.43; Fri, 19 Jan 2018 14:46:03 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1756655AbeASWns (ORCPT + 99 others); Fri, 19 Jan 2018 17:43:48 -0500 Received: from mail-oi0-f65.google.com ([209.85.218.65]:37138 "EHLO mail-oi0-f65.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1756563AbeASWni (ORCPT ); Fri, 19 Jan 2018 17:43:38 -0500 Received: by mail-oi0-f65.google.com with SMTP id e144so2186559oib.4; Fri, 19 Jan 2018 14:43:38 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:in-reply-to:user-agent; bh=cBPO7FKdphuZ++MJICmPifwDGvkWhnKfamnh1cSVHSs=; b=s0bnW2Zhz47gJmhmFa4Gyy7+uRTnPgEehJaAiY1fZ25o6DVPzyfooKcVUJSIJXdn45 MFAGXf0TfcnbU1alv67X7I5Zl0CB9F+9qEb1Mc+TwVe+iDuONGwJSZMGgYw6PLbVdL2X PLecPoYupqNlTzN823yV5tfkWmEzWkK1obKuGjZyN3r//bNJnJrxuuTrHzbcE1CdfPoa jyEPssYpA1mebVhQRpIR02lQnGozH4kb2zFBOBZUHZuWSZTH+FfOPf4KKa5aXBWbb2Ef jIW4nq1Eqnia0gsZusDxmC1heksTJwzwlHPbmYifyZrnoxBsAO6xuwERw/LcdWBDowJP +pXA== X-Gm-Message-State: AKwxytcLG2u3OZklEwcApFb5L4uuiasLKhpQFNuXbwknO5cbOa8K0ZjO PcWNZJW3F98lVd7OWVuk7w== X-Received: by 10.202.114.214 with SMTP id p205mr28476oic.230.1516401817185; Fri, 19 Jan 2018 14:43:37 -0800 (PST) Received: from localhost (216-188-254-6.dyn.grandenetworks.net. [216.188.254.6]) by smtp.gmail.com with ESMTPSA id r48sm5049754ote.69.2018.01.19.14.43.36 (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Fri, 19 Jan 2018 14:43:36 -0800 (PST) Date: Fri, 19 Jan 2018 16:43:35 -0600 From: Rob Herring To: Philippe Cornu Cc: Arnd Bergmann , Russell King , Mark Rutland , Archit Taneja , Andrzej Hajda , Laurent Pinchart , David Airlie , Philipp Zabel , Benjamin Gaignard , Bhumika Goyal , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, dri-devel@lists.freedesktop.org, linux-kernel@vger.kernel.org, Yannick Fertre , Vincent Abriou , Alexandre Torgue , Maxime Coquelin , Gabriel Fernandez , Ludovic Barre , Fabien Dessenne , Mickael Reulier Subject: Re: [PATCH v2] dt-bindings: display: stm32: add pixel clock mandatory property Message-ID: <20180119224335.exrxcfq3xc6op6iy@rob-hp-laptop> References: <20180112153034.20353-1-philippe.cornu@st.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20180112153034.20353-1-philippe.cornu@st.com> User-Agent: NeoMutt/20170609 (1.8.3) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Fri, Jan 12, 2018 at 04:30:34PM +0100, Philippe Cornu wrote: > Add the DPI/RGB input pixel clock in mandatory properties > because it really offers a better preciseness for timing > computations. > Note: Fix also the DSI panel example where "ref" & "pclk" > clocks were swapped. > > Signed-off-by: Philippe Cornu > --- > Changes in v2: put new clock in last position (Rob Herring) > > Documentation/devicetree/bindings/display/st,stm32-ltdc.txt | 6 ++++-- > 1 file changed, 4 insertions(+), 2 deletions(-) > > diff --git a/Documentation/devicetree/bindings/display/st,stm32-ltdc.txt b/Documentation/devicetree/bindings/display/st,stm32-ltdc.txt > index 029252253ad4..942b7237ae87 100644 > --- a/Documentation/devicetree/bindings/display/st,stm32-ltdc.txt > +++ b/Documentation/devicetree/bindings/display/st,stm32-ltdc.txt > @@ -29,6 +29,7 @@ Mandatory properties specific to STM32 DSI: > - compatible: "st,stm32-dsi". > - clock-names: > - phy pll reference clock string name, must be "ref". > + - DPI/RGB input pixel clock string name, must be "px_clk". > - resets: see [5]. > - reset-names: see [5]. > > @@ -97,8 +98,9 @@ Example 2: DSI panel > #size-cells = <0>; > compatible = "st,stm32-dsi"; > reg = <0x40016c00 0x800>; > - clocks = <&rcc 1 CLK_F469_DSI>, <&clk_hse>; > - clock-names = "ref", "pclk"; > + clocks = <&rcc 1 CLK_F469_DSI>, <&clk_hse>, > + <&rcc 1 CLK_LCD>; > + clock-names = "pclk", "ref", "px_clk"; You have the existing names reversed here. > resets = <&rcc STM32F4_APB2_RESET(DSI)>; > reset-names = "apb"; > > -- > 2.15.1 >