Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Date:   Fri, 19 Jan 2018 17:13:40 -0600
From:   Rob Herring <robh@kernel.org>
To:     "Hean-Loong, Ong" <hean.loong.ong@intel.com>
Cc:     Dinh Nguyen <dinguyen@kernel.org>,
        Daniel Vetter <daniel.vetter@intel.com>,
        Laurent Pinchart <laurent.pinchart@ideasonboard.com>,
        devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,
        linux-arm-kernel@lists.infradead.org,
        dri-devel@lists.freedesktop.org, Ong@rob-hp-laptop
Subject: Re: [PATCHv<8> 1/3] ARM:dt-bindings:display Intel FPGA Video and
 Image Processing Suite
Message-ID: <20180119231340.5fizpwtdcv36o3a5@rob-hp-laptop>
References: <1516011701-2748-1-git-send-email-hean.loong.ong@intel.com>
 <1516011701-2748-2-git-send-email-hean.loong.ong@intel.com>
MIME-Version: 1.0
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline
In-Reply-To: <1516011701-2748-2-git-send-email-hean.loong.ong@intel.com>
User-Agent: NeoMutt/20170609 (1.8.3)
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk

On Mon, Jan 15, 2018 at 06:21:39PM +0800, Hean-Loong, Ong wrote:
> From: Ong, Hean Loong <hean.loong.ong@intel.com>
> 
> Device tree binding for Intel FPGA Video and Image Processing Suite. The binding involved would be generated from the Altera (Intel) Qsys system. The bindings would set the max width, max height, buts per pixel and memory port width. The device tree binding only supports the Intel

Also, wrap your lines.

> Arria10 devkit and its variants. Vendor name retained as altr.