Received: by 10.223.176.46 with SMTP id f43csp1029152wra; Sat, 20 Jan 2018 09:18:22 -0800 (PST) X-Google-Smtp-Source: AH8x226QxGU2dSw51c5Zto75tzqSb3jF9AZEI+7vUwb4U4CyjEnLYf4J7PG1n0Ym1m6bRJbA9s8H X-Received: by 10.98.141.199 with SMTP id p68mr2908854pfk.25.1516468702525; Sat, 20 Jan 2018 09:18:22 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1516468702; cv=none; d=google.com; s=arc-20160816; b=IWPI3ZRgW8Gk0BP3qgFr997GrihH28PPuJVptfti77OaF2CEjI755fydbD5Dhqzpda xEfvVwclVxxGjEf2n122Drs8WkXioQeYts2R2ciMSYd5iVOwy1xUgpublRx++m1unULV TtGmG27F9JsY7bvIjBbl9rt44mXfxavTCE4Wn/puNjWNE+OBrUmraiSPpOGUh8IWuEd4 x8WQLjWl5keoX749f3V+iuWSDqosj82ZZBAAY6j01bb8FaYijhDH33vRpPIdETHsrIA2 6qkTQIqP7GesMTE2rtgoOKmQcRONR4LqSLa5ExC5y29laR6xw/PPLlcFvLjzX/BEgR1D fa8Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature:arc-authentication-results; bh=bTDVPTCAQz9l96/srfHStxnYKQ1uWndYgn0fbMyPHQM=; b=vaHBTGJ4lqsRMJyJEBIQIFOYeBGue7Bw73DhoPh5hK+g3vLQ1wKeH0kuSp0ZywIxHA Gt4sA1lVp3wDKbzoTuJPLP7yTZfcJyVAdZoR8rge/3wreozdcfIH45jmlfnnHB7G/3zc LH64weyYT2uWYtsN4G0MatSuwxvxQJsfMA9jS7RDXzyxnQKYxPI/YdeSYm8l0oh1n5la 6dI2uh2fszMa7Lcpvhds/YoOR8Fw+zLPeAvYfxXMUl8Y+5am+H1YcpNV0qsySm4b6EyV rVGWE1dE4iEjwHpdywwcwww/fFtNxGB9nzEK9SoMa3W5ntx4j1LlEwSt9iV8z/GWwlQO tqoA== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@lechnology.com header.s=default header.b=htpP5+j4; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id k19si1037464pgf.805.2018.01.20.09.18.08; Sat, 20 Jan 2018 09:18:22 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=fail header.i=@lechnology.com header.s=default header.b=htpP5+j4; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1756737AbeATRQb (ORCPT + 99 others); Sat, 20 Jan 2018 12:16:31 -0500 Received: from vern.gendns.com ([206.190.152.46]:42579 "EHLO vern.gendns.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1756444AbeATRPI (ORCPT ); Sat, 20 Jan 2018 12:15:08 -0500 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lechnology.com; s=default; h=References:In-Reply-To:Message-Id:Date:Subject :Cc:To:From:Sender:Reply-To:MIME-Version:Content-Type: Content-Transfer-Encoding:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Id: List-Help:List-Unsubscribe:List-Subscribe:List-Post:List-Owner:List-Archive; bh=bTDVPTCAQz9l96/srfHStxnYKQ1uWndYgn0fbMyPHQM=; b=htpP5+j4KUyPYsI2QfD2nHrDZ gTLfauatGPF0pevIAbzuvkHqRytW+9TLmI4Qzyi0INIOjOwmqZNXGWvOp1ZIWZD0m06W5S/vt7saU l6ROLNI/FiFG2T/a4PcMpK4hluAhqHuzrnR2u779O4r9hkhEPmQsIPYoudAHXdBO/30ZLVlFSLfwO xQr6w8U5x1wY883vBsnIY0PVhKMOE0QIDS/1J2DlMC7d4phKRRWE0KAJOQop1oaZOUPU0jzU/IA90 xXUtY104zkEYV+/HYA0mwlW2GWLpj+07U5Yrsu+AGO9zCdaGEoZSpDOuwbT9RngvdCothSh9jAEJm GnEGzI8uw==; Received: from 108-198-5-147.lightspeed.okcbok.sbcglobal.net ([108.198.5.147]:53590 helo=freyr.lechnology.com) by vern.gendns.com with esmtpsa (TLSv1.2:ECDHE-RSA-AES128-SHA256:128) (Exim 4.89_1) (envelope-from ) id 1ecwiz-00059q-Aw; Sat, 20 Jan 2018 12:14:37 -0500 From: David Lechner To: linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org Cc: Michael Turquette , Stephen Boyd , Rob Herring , Mark Rutland , Sekhar Nori , Kevin Hilman , Bartosz Golaszewski , Adam Ford , linux-kernel@vger.kernel.org, David Lechner Subject: [PATCH v6 06/41] clk: davinci: Add platform information for TI DM365 PLL Date: Sat, 20 Jan 2018 11:13:45 -0600 Message-Id: <1516468460-4908-7-git-send-email-david@lechnology.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1516468460-4908-1-git-send-email-david@lechnology.com> References: <1516468460-4908-1-git-send-email-david@lechnology.com> X-AntiAbuse: This header was added to track abuse, please include it with any abuse report X-AntiAbuse: Primary Hostname - vern.gendns.com X-AntiAbuse: Original Domain - vger.kernel.org X-AntiAbuse: Originator/Caller UID/GID - [47 12] / [47 12] X-AntiAbuse: Sender Address Domain - lechnology.com X-Get-Message-Sender-Via: vern.gendns.com: authenticated_id: davidmain+lechnology.com/only user confirmed/virtual account not confirmed X-Authenticated-Sender: vern.gendns.com: davidmain@lechnology.com X-Source: X-Source-Args: X-Source-Dir: Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This adds platform-specific declarations for the PLL clocks on TI DM365 based systems. Signed-off-by: David Lechner --- v6 changes: - Added dm365_pll{1,2}_info with controller-specific information - Changed OBSCLK data - Add empty lines between function calls drivers/clk/davinci/Makefile | 1 + drivers/clk/davinci/pll-dm365.c | 110 ++++++++++++++++++++++++++++++++++++++++ include/linux/clk/davinci.h | 1 + 3 files changed, 112 insertions(+) create mode 100644 drivers/clk/davinci/pll-dm365.c diff --git a/drivers/clk/davinci/Makefile b/drivers/clk/davinci/Makefile index 6720bd0..353aa02 100644 --- a/drivers/clk/davinci/Makefile +++ b/drivers/clk/davinci/Makefile @@ -5,4 +5,5 @@ obj-y += pll.o obj-$(CONFIG_ARCH_DAVINCI_DA830) += pll-da830.o obj-$(CONFIG_ARCH_DAVINCI_DA850) += pll-da850.o obj-$(CONFIG_ARCH_DAVINCI_DM355) += pll-dm355.o +obj-$(CONFIG_ARCH_DAVINCI_DM365) += pll-dm365.o endif diff --git a/drivers/clk/davinci/pll-dm365.c b/drivers/clk/davinci/pll-dm365.c new file mode 100644 index 0000000..1be7785 --- /dev/null +++ b/drivers/clk/davinci/pll-dm365.c @@ -0,0 +1,110 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * PLL clock descriptions for TI DM365 + * + * Copyright (C) 2018 David Lechner + */ + +#include +#include +#include +#include + +#include "pll.h" + +#define OCSEL_OCSRC_ENABLE 0 + +static const struct davinci_pll_clk_info dm365_pll1_info __initconst = { + .name = "pll1", + .pllm_mask = GENMASK(9, 0), + .pllm_min = 1, + .pllm_max = 1023, + .flags = PLL_HAS_OSCIN | PLL_HAS_PREDIV | PLL_HAS_POSTDIV | + PLL_POSTDIV_ALWAYS_ENABLED | PLL_PLLM_2X, +}; + +static const struct davinci_pll_sysclk_info dm365_pll1_sysclk_info[] __initconst = { + SYSCLK(1, pll1_sysclk1, pll1_pllen, 5, SYSCLK_ALWAYS_ENABLED), + SYSCLK(2, pll1_sysclk2, pll1_pllen, 5, SYSCLK_ALWAYS_ENABLED), + SYSCLK(3, pll1_sysclk3, pll1_pllen, 5, SYSCLK_ALWAYS_ENABLED), + SYSCLK(4, pll1_sysclk4, pll1_pllen, 5, SYSCLK_ALWAYS_ENABLED), + SYSCLK(5, pll1_sysclk5, pll1_pllen, 5, SYSCLK_ALWAYS_ENABLED), + SYSCLK(6, pll1_sysclk6, pll1_pllen, 5, SYSCLK_ALWAYS_ENABLED), + SYSCLK(7, pll1_sysclk7, pll1_pllen, 5, SYSCLK_ALWAYS_ENABLED), + SYSCLK(8, pll1_sysclk8, pll1_pllen, 5, SYSCLK_ALWAYS_ENABLED), + SYSCLK(9, pll1_sysclk9, pll1_pllen, 5, SYSCLK_ALWAYS_ENABLED), + { } +}; + +/* + * This is a bit of a hack to make OCSEL[OCSRC] on DM365 look like OCSEL[OCSRC] + * on DA850. On DM365, OCSEL[OCSRC] is just an enable/disable bit instead of a + * multiplexer. By modeling it as a single parent mux clock, the clock code will + * still do the right thing in this case. + */ +static const char * const dm365_pll_obsclk_parent_names[] __initconst = { + "oscin", +}; + +static u32 dm365_pll_obsclk_table[] = { + OCSEL_OCSRC_ENABLE, +}; + +static const struct davinci_pll_obsclk_info dm365_pll1_obsclk_info __initconst = { + .name = "pll1_obsclk", + .parent_names = dm365_pll_obsclk_parent_names, + .num_parents = ARRAY_SIZE(dm365_pll_obsclk_parent_names), + .table = dm365_pll_obsclk_table, + .ocsrc_mask = BIT(4), +}; + +static const struct davinci_pll_clk_info dm365_pll2_info __initconst = { + .name = "pll2", + .pllm_mask = GENMASK(9, 0), + .pllm_min = 1, + .pllm_max = 1023, + .flags = PLL_HAS_PREDIV | PLL_HAS_POSTDIV | PLL_POSTDIV_ALWAYS_ENABLED | + PLL_PLLM_2X, +}; + +static const struct davinci_pll_sysclk_info dm365_pll2_sysclk_info[] __initconst = { + SYSCLK(1, pll2_sysclk1, pll2_pllen, 5, SYSCLK_ALWAYS_ENABLED), + SYSCLK(2, pll2_sysclk2, pll2_pllen, 5, SYSCLK_ALWAYS_ENABLED), + SYSCLK(3, pll2_sysclk3, pll2_pllen, 5, SYSCLK_ALWAYS_ENABLED), + SYSCLK(4, pll2_sysclk4, pll2_pllen, 5, SYSCLK_ALWAYS_ENABLED), + SYSCLK(5, pll2_sysclk5, pll2_pllen, 5, SYSCLK_ALWAYS_ENABLED), + { } +}; + +static const struct davinci_pll_obsclk_info dm365_pll2_obsclk_info __initconst = { + .name = "pll2_obsclk", + .parent_names = dm365_pll_obsclk_parent_names, + .num_parents = ARRAY_SIZE(dm365_pll_obsclk_parent_names), + .table = dm365_pll_obsclk_table, + .ocsrc_mask = BIT(4), +}; + +void __init dm365_pll_clk_init(void __iomem *pll1, void __iomem *pll2) +{ + const struct davinci_pll_sysclk_info *info; + + davinci_pll_clk_register(&dm365_pll1_info, "ref_clk", pll1); + + davinci_pll_auxclk_register("pll1_auxclk", pll1); + + davinci_pll_sysclkbp_clk_register("pll1_sysclkbp", pll1); + + davinci_pll_obsclk_register(&dm365_pll1_obsclk_info, pll1); + + for (info = dm365_pll1_sysclk_info; info->name; info++) + davinci_pll_sysclk_register(info, pll1); + + davinci_pll_clk_register(&dm365_pll2_info, "oscin", pll2); + + davinci_pll_auxclk_register("pll2_auxclk", pll2); + + davinci_pll_obsclk_register(&dm365_pll2_obsclk_info, pll2); + + for (info = dm365_pll2_sysclk_info; info->name; info++) + davinci_pll_sysclk_register(info, pll2); +} diff --git a/include/linux/clk/davinci.h b/include/linux/clk/davinci.h index 95333fe..5bf60a7 100644 --- a/include/linux/clk/davinci.h +++ b/include/linux/clk/davinci.h @@ -12,5 +12,6 @@ void da830_pll_clk_init(void __iomem *pll); void da850_pll_clk_init(void __iomem *pll0, void __iomem *pll1); void dm355_pll_clk_init(void __iomem *pll1, void __iomem *pll2); +void dm365_pll_clk_init(void __iomem *pll1, void __iomem *pll2); #endif /* __LINUX_CLK_DAVINCI_H__ */ -- 2.7.4