Received: by 10.223.176.46 with SMTP id f43csp1031957wra; Sat, 20 Jan 2018 09:21:38 -0800 (PST) X-Google-Smtp-Source: AH8x22687sE+olohFZgHdSkDHE8UPzutRoxEH8FqvrdyX5yg1F7gOLXTklzB0g47XaX8d3T8p0WV X-Received: by 2002:a17:902:8e83:: with SMTP id bg3-v6mr1217118plb.246.1516468898003; Sat, 20 Jan 2018 09:21:38 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1516468897; cv=none; d=google.com; s=arc-20160816; b=EMXNX80zt2je7w0GoKP/POeMhoM04BWaUnhcuTxw5p1GQMzKdXeSULgYK2BvoeDnde ABibd420Vg4JjTZKpnRkJGcDJIarQWkvbMqgKHFsSeDNeWMWKaA03D0td4qkgQPIUXgE HvTkajwl1h1cFH9v3EVbG95CqMpO4SOMYVn4LpH2DV/fxBax5jH7DpY46ZBjYZfCvHB0 5yaQMvaF9UCsbMNljpqvSo67WToeaH0ELqUUAQC5YjVC4t9kMuYIjapkxmGDiIIuOfRS anN4l5lAbQWQnMfDlN+REf+Xe7saQwuODsyxaPqGhyuXHKE8Y0g6uC9O+otJfKN+ogl6 FFaA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature:arc-authentication-results; bh=GceitHO0DSXMVatGK7xiCNWg2usA5kJuQuBEZaaIrBY=; b=FjRb/uJ6q609jpDlSqdtc+smovELVgYGbHHNZAqqMsG+oq2Sc8WRkQfD26MbtZf4Sb zxwZ0egpZrj9CVVmLID8BtSNzCOgs5v2SkElKilJ7kdk7z3OBmt8mfo/IZY8nhqsZlXj c7i583s6gfw221TZMSoFJRwCVKoLmeIdauYZpXQDKs8uYZ/xMlx53Zy56ncDpWhjdkwQ PZ+BSG/m8MlxnKV3JSxgqZMExEDcFjUkTtIhEi9H9jvNcn8ahxKVIei5QLQXA0aDFd6G Zns7y02UXGcAR8DtbhiM3xbbTC4I8+SN+4itXn98H+uDRVavacLFTqG6fFSDcBN/P6VE gXHQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@lechnology.com header.s=default header.b=BesKTZxx; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id d8si10461854pgc.558.2018.01.20.09.21.24; Sat, 20 Jan 2018 09:21:37 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=fail header.i=@lechnology.com header.s=default header.b=BesKTZxx; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1756749AbeATRUe (ORCPT + 99 others); Sat, 20 Jan 2018 12:20:34 -0500 Received: from vern.gendns.com ([206.190.152.46]:42744 "EHLO vern.gendns.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1756617AbeATRPg (ORCPT ); Sat, 20 Jan 2018 12:15:36 -0500 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lechnology.com; s=default; h=References:In-Reply-To:Message-Id:Date:Subject :Cc:To:From:Sender:Reply-To:MIME-Version:Content-Type: Content-Transfer-Encoding:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Id: List-Help:List-Unsubscribe:List-Subscribe:List-Post:List-Owner:List-Archive; bh=GceitHO0DSXMVatGK7xiCNWg2usA5kJuQuBEZaaIrBY=; b=BesKTZxx+Xwo8v4YkN9Y4ZzPT x9RGrwuieVKazjJ1RJqJUYxANp3FUANf6FyVWsOCFWGPqx+J95D/7efql0WwRgslmp6nyWkEiy2uH 6yH4hfpzTdS65T7S8UDtN5Q7lMXRHAI6KUCkR2WU0nRmNwlFesMgpAQzOPWiw5WOk1GsOA4abBt90 2ybt+MXXlGxjWJek9BfktML3GyFDEDNbFRPQRwi2d3eAXDhEbaDWnlQLFfGwY6drLXvH5scNTXlTf QClk4QtVTAonmIj/QCh19e4Qu/4MAGk7oKGEKyV0+FYw7t8dPK2vczn5Zqb3qF8V9iNmWLlNwJV/r RwU4RIOQQ==; Received: from 108-198-5-147.lightspeed.okcbok.sbcglobal.net ([108.198.5.147]:53590 helo=freyr.lechnology.com) by vern.gendns.com with esmtpsa (TLSv1.2:ECDHE-RSA-AES128-SHA256:128) (Exim 4.89_1) (envelope-from ) id 1ecwjR-00059q-1z; Sat, 20 Jan 2018 12:15:05 -0500 From: David Lechner To: linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org Cc: Michael Turquette , Stephen Boyd , Rob Herring , Mark Rutland , Sekhar Nori , Kevin Hilman , Bartosz Golaszewski , Adam Ford , linux-kernel@vger.kernel.org, David Lechner Subject: [PATCH v6 20/41] ARM: da830: add new clock init using common clock framework Date: Sat, 20 Jan 2018 11:13:59 -0600 Message-Id: <1516468460-4908-21-git-send-email-david@lechnology.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1516468460-4908-1-git-send-email-david@lechnology.com> References: <1516468460-4908-1-git-send-email-david@lechnology.com> X-AntiAbuse: This header was added to track abuse, please include it with any abuse report X-AntiAbuse: Primary Hostname - vern.gendns.com X-AntiAbuse: Original Domain - vger.kernel.org X-AntiAbuse: Originator/Caller UID/GID - [47 12] / [47 12] X-AntiAbuse: Sender Address Domain - lechnology.com X-Get-Message-Sender-Via: vern.gendns.com: authenticated_id: davidmain+lechnology.com/only user confirmed/virtual account not confirmed X-Authenticated-Sender: vern.gendns.com: davidmain@lechnology.com X-Source: X-Source-Args: X-Source-Dir: Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This adds the new board-specific clock init in mach-davinci/da830.c using the new common clock framework drivers. The #ifdefs are needed to prevent compile errors until the entire ARCH_DAVINCI is converted. Also clean up the #includes since we are adding some here. Signed-off-by: David Lechner --- v6 changes: - add blank lines between function calls - include da8xx_register_cfgchip() arch/arm/mach-davinci/da830.c | 49 +++++++++++++++++++++++++++++++++++++------ 1 file changed, 43 insertions(+), 6 deletions(-) diff --git a/arch/arm/mach-davinci/da830.c b/arch/arm/mach-davinci/da830.c index 39de5a6..0b6d0f3 100644 --- a/arch/arm/mach-davinci/da830.c +++ b/arch/arm/mach-davinci/da830.c @@ -8,23 +8,29 @@ * is licensed "as is" without any warranty of any kind, whether express * or implied. */ +#include +#include +#include +#include #include #include -#include #include #include -#include "psc.h" -#include -#include #include -#include +#include #include +#include +#include -#include "clock.h" #include "mux.h" +#ifndef CONFIG_COMMON_CLK +#include "clock.h" +#include "psc.h" +#endif + /* Offsets of the 8 compare registers on the da830 */ #define DA830_CMP12_0 0x60 #define DA830_CMP12_1 0x64 @@ -37,6 +43,7 @@ #define DA830_REF_FREQ 24000000 +#ifndef CONFIG_COMMON_CLK static struct pll_data pll0_data = { .num = 1, .phys_base = DA8XX_PLL0_BASE, @@ -432,6 +439,7 @@ static struct clk_lookup da830_clks[] = { CLK(NULL, "rmii", &rmii_clk), CLK(NULL, NULL, NULL), }; +#endif /* * Device specific mux setup @@ -1223,7 +1231,36 @@ void __init da830_init(void) void __init da830_init_time(void) { +#ifdef CONFIG_COMMON_CLK + void __iomem *pll0, *psc0, *psc1; + struct clk *clk; + + pll0 = ioremap(DA8XX_PLL0_BASE, SZ_4K); + psc0 = ioremap(DA8XX_PSC0_BASE, SZ_4K); + psc1 = ioremap(DA8XX_PSC1_BASE, SZ_4K); + + da8xx_register_cfgchip(); + + clk_register_fixed_rate(NULL, "ref_clk", NULL, 0, DA830_REF_FREQ); + + da830_pll_clk_init(pll0); + + da830_psc_clk_init(psc0, psc1); + + clk = clk_register_fixed_factor(NULL, "i2c0", "pll0_aux_clk", 0, 1, 1); + clk_register_clkdev(clk, NULL, "i2c_davinci.1"); + + clk = clk_register_fixed_factor(NULL, "timer0", "pll0_aux_clk", 0, 1, 1); + clk_register_clkdev(clk, "timer0", NULL); + + clk = clk_register_fixed_factor(NULL, "timer1", "pll0_aux_clk", 0, 1, 1); + clk_register_clkdev(clk, NULL, "davinci-wdt"); + + clk = clk_register_fixed_factor(NULL, "rmii", "pll0_sysclk7", 0, 1, 1); + clk_register_clkdev(clk, "rmii", NULL); +#else da8xx_register_cfgchip(); davinci_clk_init(da830_clks); +#endif davinci_timer_init(); } -- 2.7.4